

# Laboratory 3 report

Cédric Hölzl

Antoine Brunner

May 2020

## 1 Introduction

The goal of this laboratory was to build a complete Linux system on a DE0-nano-SoC - a hybrid board consisting of a FPGA and an ARM dual-core HPS. Building a Linux system tailored to a specific hardware architecture is not an easy task, and there were a lot of steps involved before succeeding with that. First, we had to use the QSys platform designer to configure the hardware properly. Then, we had to use Altera's BSP editor to generate a boot loader tailored to the hardware configuration. After that, we had to compile the Linux OS and flash it to an SD card, along with the pre-loader and the boot loader. Finally, we could boot the system, and log onto it using a minicom terminal and after configuring the wired interface via SSH from a remote device.

## 2 Configuring the hardware using QSys

In this part, we had to configure the hardware for the Linux system. While the Linux system can run on an ARM processor, we still had to configure the FPGA part, because the goal was to reuse some hardware interfaces from previous labs. That is, we want to configure the joysticks and the thermal camera so that they can be used by the HPS. Figure 1 shows how we configured the system with the joysticks, the thermal camera and the ARM processor.

Use	Connections	Name	Description	Export	Clock	Base	End
<input checked="" type="checkbox"/>		hps_0	Arria V/Cyclone V Hard Proce...	hps_0_ddr hps_0_io			
<input checked="" type="checkbox"/>		clk_0	Clock Source	clk reset	clk_0 exported		
<input checked="" type="checkbox"/>		pwm_0	pwm		clk_0	0x0004_9020	0x0004_902f
<input checked="" type="checkbox"/>		pwm_1	pwm		clk_0	0x0004_9010	0x0004_901f
<input checked="" type="checkbox"/>		mcp3204_0	mcp3204		clk_0	0x0004_9000	0x0004_900f
<input checked="" type="checkbox"/>		lepton_0	lepton		clk_0	0x0004_0000	0x0004_7fff

Figure 1: Overall view of the system

As a side note, since the HPS would run a Linux OS, accessing the memory mapped peripherals cannot be done in the virtual address space of the processes. Several solutions exist, such as creating a driver, or probably simpler, using *mmap* to map physical pages into the virtual address space. That was not the concern of the lab, but it is worth mentioning it, because that's a problem we will face in the next laboratory.

An error that we made while using QSys was that we didn't understand what the *peripheral multiplexer* tab was doing. Due to that misunderstanding, we did not select the pins that system needed, and couldn't boot the system correctly. After an explanation by an assistant, we finally understood how that pin multiplexer works, and we could fix the mistake that we had made.

Other than that, we also had to instantiate the system in the top-level VHD file, by making the right pin assignments for all the components, and get the design to compile. We also had some problems at this stage. Initially we left some pins unassigned by mistake, causing the fitter to fail, but that was easily fixed.

### 3 Compiling the system

To compile the system on the board, we still had a long way. We had to generate the pre-loader using the BSP editor. After that, we downloaded Alteras's U-boot, configured it for the ARM processor and compiled it. The last piece of the puzzle was to download Ubuntu 14, compile it, and configure it by creating scripts that would run at the first start.

Although we have not succeeded initially in doing those steps by ourselves, we didn't encounter any major problems in those steps, thanks to the Soc-FPGA Design Guide.

The final step was to put all the generated files in the right partitions of the SD card, so that the system could properly boot: the pre-loader to the A2 partition, the boot loader to the FAT32

partition and the Linux file system to the EXT3 partition.

We were already familiar with creating partitions and moving data to certain partitions using the command line, so we managed to do this step without major difficulties.

## 4 Problems encountered

Of course, it would have been easy if everything went correctly... We didn't manage to boot our system from the first time because of a very dumb mistake. At least, we have learnt something from that mistake.

The mistake that we did is that we forgot to enable the GPIO pins in the QSys platform designer, meaning that the multiple ports (SD, Ethernet, ...) would never be properly connected to the processor. Figure 2 shows the interface on which we should have selected the right pins. That was the reason why we could not see anything in the Minicom terminal when the system was supposed to be booting. That mistake came from the fact that we didn't understand the QSys interface very well, nor the utility of the pin multiplexer. After an explanation from one of the assistants we have now understood what this interface is useful for, and we managed to fix the problem pretty easily.

Peripherals Mux Table					
RGMIIO_TX_CLK			EMACO_TX_CLK (Set0)	GPIO00	LOANIO00
RGMIIO_TXD0		USB1_D0 (Set0)	EMACO_TXD0 (Set0)	GPIO01	LOANIO01
RGMIIO_TXD1		USB1_D1 (Set0)	EMACO_TXD1 (Set0)	GPIO02	LOANIO02
RGMIIO_TXD2		USB1_D2 (Set0)	EMACO_TXD2 (Set0)	GPIO03	LOANIO03
RGMIIO_TXD3		USB1_D3 (Set0)	EMACO_TXD3 (Set0)	GPIO04	LOANIO04
RGMIIO_RXD0		USB1_D4 (Set0)	EMACO_RXD0 (Set0)	GPIO05	LOANIO05
RGMIIO_MDIO	IC2_SDA (Set0)	USB1_D5 (Set0)	EMACO_MDIO (Set0)	GPIO06	LOANIO06
RGMIIO_MDC	IC2_SCL (Set0)	USB1_D6 (Set0)	EMACO_MDC (Set0)	GPIO07	LOANIO07
RGMIIO_RX_CTL		USB1_D7 (Set0)	EMACO_RX_CTL (Set0)	GPIO08	LOANIO08
RGMIIO_TX_CTL			EMACO_TX_CTL (Set0)	GPIO09	LOANIO09
RGMIIO_RX_CLK		USB1_CLK (Set0)	EMACO_RX_CLK (Set0)	GPIO10	LOANIO10
RGMIIO_RXD1		USB1_STP (Set0)	EMACO_RXD1 (Set0)	GPIO11	LOANIO11
RGMIIO_RXD2		USB1_DIR (Set0)	EMACO_RXD2 (Set0)	GPIO12	LOANIO12
RGMIIO_RXD3		USB1_NXT (Set0)	EMACO_RXD3 (Set0)	GPIO13	LOANIO13
NAND_ALE	QSPI_S53 (Set1) (Set0)	EMAC1_TX_CLK (Set0)	NAND_ALE (Set0)	GPIO14	LOANIO14
NAND_CE	USB1_D0 (Set1)	EMAC1_TXD0 (Set0)	NAND_CE (Set0)	GPIO15	LOANIO15
NAND_CLE	USB1_D1 (Set1)	EMAC1_TXD1 (Set0)	NAND_CLE (Set0)	GPIO16	LOANIO16
NAND_RE	USB1_D2 (Set1)	EMAC1_TXD2 (Set0)	NAND_RE (Set0)	GPIO17	LOANIO17
NAND_RB	USB1_D3 (Set1)	EMAC1_TXD3 (Set0)	NAND_RB (Set0)	GPIO18	LOANIO18
NAND_DQ0		EMAC1_RXD0 (Set0)	NAND_DQ0 (Set0)	GPIO19	LOANIO19
NAND_DQ1	IC3_SDA (Set0)	EMAC1_MDIO (Set0)	NAND_DQ1 (Set0)	GPIO20	LOANIO20
NAND_DQ2	IC3_SCL (Set0)	EMAC1_MDC (Set0)	NAND_DQ2 (Set0)	GPIO21	LOANIO21
NAND_DQ3	USB1_D4 (Set1)	EMAC1_RX_CTL (Set0)	NAND_DQ3 (Set0)	GPIO22	LOANIO22
NAND_DQ4	USB1_D5 (Set1)	EMAC1_TX_CTL (Set0)	NAND_DQ4 (Set0)	GPIO23	LOANIO23
NAND_DQ5	USB1_D6 (Set1)	EMAC1_RX_CLK (Set0)	NAND_DQ5 (Set0)	GPIO24	LOANIO24
NAND_DQ6	USB1_D7 (Set1)	EMAC1_RXD1 (Set0)	NAND_DQ6 (Set0)	GPIO25	LOANIO25
NAND_DQ7		EMAC1_RXD2 (Set0)	NAND_DQ7 (Set0)	GPIO26	LOANIO26
NAND_WP	QSPI_S52 (Set1) (Set0)	EMAC1_RXD3 (Set0)	NAND_WP (Set0)	GPIO27	LOANIO27
NAND_WE		QSPI_S51 (Set0)	NAND_WE (Set0)	GPIO28	LOANIO28
QSPI_I00	USB1_CLK (Set1)		QSPI_I00 (Set1) (Set0)	GPIO29	LOANIO29
QSPI_I01	USB1_STP (Set1)		QSPI_I01 (Set1) (Set0)	GPIO30	LOANIO30
QSPI_I02	USB1_DIR (Set1)		QSPI_I02 (Set1) (Set0)	GPIO31	LOANIO31
QSPI_I03	USB1_NXT (Set1)		QSPI_I03 (Set1) (Set0)	GPIO32	LOANIO32
QSPI_S50			QSPI_S50 (Set1) (Set0)	GPIO33	LOANIO33
QSPI_CLK			QSPI_CLK (Set1) (Set0)	GPIO34	LOANIO34
QSPI_S51			QSPI_S51 (Set1)	GPIO35	LOANIO35
SDMMC_CMD	USB0_D0 (Set0)		SDIO_CMD (Set0)	GPIO36	LOANIO36
SDMMC_PWREN	USB0_D1 (Set0)		SDIO_PWREN (Set0)	GPIO37	LOANIO37
SDMMC_D0	USB0_D2 (Set0)		SDIO_D0 (Set0)	GPIO38	LOANIO38
SDMMC_D1	USB0_D3 (Set0)		SDIO_D1 (Set0)	GPIO39	LOANIO39
SDMMC_D4	USB0_D4 (Set0)		SDIO_D4 (Set0)	GPIO40	LOANIO40
SDMMC_D5	USB0_D5 (Set0)		SDIO_D5 (Set0)	GPIO41	LOANIO41
SDMMC_D6	USB0_D6 (Set0)		SDIO_D6 (Set0)	GPIO42	LOANIO42
SDMMC_D7	USB0_D7 (Set0)		SDIO_D7 (Set0)	GPIO43	LOANIO43
HPS_GPIO44	USB0_CLK (Set0)			GPIO44	LOANIO44
SDMMC_CCLK_OUT	USB0_STP (Set0)		SDIO_CLK (Set0)	GPIO45	LOANIO45
SDMMC_D2	USB0_DIR (Set0)		SDIO_D2 (Set0)	GPIO46	LOANIO46
SDMMC_D3	USB0_NXT (Set0)		SDIO_D3 (Set0)	GPIO47	LOANIO47
TRACE_CLK			TRACE_CLK (Set0)	GPIO48	LOANIO48
TRACE_D0	UART0_RX (Set0)	SPIS0_CLK (Set0)	TRACE_D0 (Set0)	GPIO49	LOANIO49
TRACE_D1	UART0_TX (Set0)	SPIS0_MOSI (Set0)	TRACE_D1 (Set0)	GPIO50	LOANIO50
TRACE_D2	IC21_SDA (Set0)	SPIS0_MISO (Set0)	TRACE_D2 (Set0)	GPIO51	LOANIO51
TRACE_D3	IC21_SCL (Set0)	SPIS0_S50 (Set0)	TRACE_D3 (Set0)	GPIO52	LOANIO52
TRACE_D4	CAN1_RX (Set0)	SPIS1_CLK (Set0)	TRACE_D4 (Set0)	GPIO53	LOANIO53
TRACE_D5	CAN1_TX (Set0)	SPIS1_MOSI (Set0)	TRACE_D5 (Set0)	GPIO54	LOANIO54
TRACE_D6	IC20_SDA (Set0)	SPIS1_S50 (Set0)	TRACE_D6 (Set0)	GPIO55	LOANIO55
TRACE_D7	IC20_SCL (Set0)	SPIS1_MISO (Set0)	TRACE_D7 (Set0)	GPIO56	LOANIO56
SPIMO_CLK	UART0_CTS (Set2) (Set1) (Set0)	IC21_SDA (Set1)	SPIMO_CLK (Set0)	GPIO57	LOANIO57
SPIMO_MOSI	UART0_RTS (Set2) (Set1) (Set0)	IC21_SCL (Set1)	SPIMO_MOSI (Set0)	GPIO58	LOANIO58
SPIMO_MISO	UART1_CTS (Set0)	CAN1_RX (Set1)	SPIMO_MISO (Set0)	GPIO59	LOANIO59
SPIMO_S50	UART1_RTS (Set0)	CAN1_TX (Set1)	SPIMO_S50 (Set0)	GPIO60	LOANIO60
UART0_RX	SPIMO_S51 (Set0)	CAN0_RX (Set0)	UART0_RX (Set1)	GPIO61	LOANIO61
UART0_TX	SPIMI_S51 (Set0)	CAN0_TX (Set0)	UART0_TX (Set1)	GPIO62	LOANIO62
IC20_SDA	SPIM1_CLK (Set0)	UART1_RX (Set0)	IC20_SDA (Set1)	GPIO63	LOANIO63
IC20_SCL	SPIM1_MOSI (Set0)	UART1_TX (Set0)	IC20_SCL (Set1)	GPIO64	LOANIO64
CAN0_RX	SPIM1_MISO (Set0)	UART0_RX (Set2)	CAN0_RX (Set1)	GPIO65	LOANIO65
CAN0_TX	SPIM1_S50 (Set0)	UART0_TX (Set2)	CAN0_TX (Set1)	GPIO66	LOANIO66

Figure 2: The peripherals multiplexer view

## 5 Conclusion

As a conclusion, we think that this lab was a lot about following the guide, which sometimes didn't help us understand what we were doing. This in part the reason why we have made that mistake. Fortunately, it allowed us to question what we had done, and to learn what we were doing wrong. We had to restart the instruction from the beginning (having had a corruption issue with the VM), so the second time we started to remember a lot better what to do, allowing us to complete it quickly without issues.