2235 lines
411 KiB
Plaintext
2235 lines
411 KiB
Plaintext
|
Fitter report for GECKO
|
|||
|
Mon Nov 26 21:59:22 2018
|
|||
|
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
|
|||
|
|
|||
|
|
|||
|
---------------------
|
|||
|
; Table of Contents ;
|
|||
|
---------------------
|
|||
|
1. Legal Notice
|
|||
|
2. Fitter Summary
|
|||
|
3. Fitter Settings
|
|||
|
4. Parallel Compilation
|
|||
|
5. Ignored Assignments
|
|||
|
6. Incremental Compilation Preservation Summary
|
|||
|
7. Incremental Compilation Partition Settings
|
|||
|
8. Incremental Compilation Placement Preservation
|
|||
|
9. Pin-Out File
|
|||
|
10. Fitter Resource Usage Summary
|
|||
|
11. Fitter Partition Statistics
|
|||
|
12. Input Pins
|
|||
|
13. Output Pins
|
|||
|
14. Dual Purpose and Dedicated Pins
|
|||
|
15. I/O Bank Usage
|
|||
|
16. All Package Pins
|
|||
|
17. I/O Assignment Warnings
|
|||
|
18. Fitter Resource Utilization by Entity
|
|||
|
19. Delay Chain Summary
|
|||
|
20. Pad To Core Delay Chain Fanout
|
|||
|
21. Control Signals
|
|||
|
22. Global & Other Fast Signals
|
|||
|
23. Fitter RAM Summary
|
|||
|
24. |GECKO|ROM:ROM_0|iD_S_b88a693_7e3412F0_e:ROM_inst|ROM_Block:iD_s_30739CAe_5A20DAf5_E|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ALTSYNCRAM
|
|||
|
25. Routing Usage Summary
|
|||
|
26. LAB Logic Elements
|
|||
|
27. LAB-wide Signals
|
|||
|
28. LAB Signals Sourced
|
|||
|
29. LAB Signals Sourced Out
|
|||
|
30. LAB Distinct Inputs
|
|||
|
31. I/O Rules Summary
|
|||
|
32. I/O Rules Details
|
|||
|
33. I/O Rules Matrix
|
|||
|
34. Fitter Device Options
|
|||
|
35. Operating Settings and Conditions
|
|||
|
36. Estimated Delay Added for Hold Timing Summary
|
|||
|
37. Estimated Delay Added for Hold Timing Details
|
|||
|
38. Fitter Messages
|
|||
|
39. Fitter Suppressed Messages
|
|||
|
|
|||
|
|
|||
|
|
|||
|
----------------
|
|||
|
; Legal Notice ;
|
|||
|
----------------
|
|||
|
Copyright (C) 2018 Intel Corporation. All rights reserved.
|
|||
|
Your use of Intel Corporation's design tools, logic functions
|
|||
|
and other software and tools, and its AMPP partner logic
|
|||
|
functions, and any output files from any of the foregoing
|
|||
|
(including device programming or simulation files), and any
|
|||
|
associated documentation or information are expressly subject
|
|||
|
to the terms and conditions of the Intel Program License
|
|||
|
Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|||
|
the Intel FPGA IP License Agreement, or other applicable license
|
|||
|
agreement, including, without limitation, that your use is for
|
|||
|
the sole purpose of programming logic devices manufactured by
|
|||
|
Intel and sold by Intel or its authorized distributors. Please
|
|||
|
refer to the applicable agreement for further details.
|
|||
|
|
|||
|
|
|||
|
|
|||
|
+----------------------------------------------------------------------------------+
|
|||
|
; Fitter Summary ;
|
|||
|
+------------------------------------+---------------------------------------------+
|
|||
|
; Fitter Status ; Successful - Mon Nov 26 21:59:22 2018 ;
|
|||
|
; Quartus Prime Version ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
|
|||
|
; Revision Name ; GECKO ;
|
|||
|
; Top-level Entity Name ; GECKO ;
|
|||
|
; Family ; Cyclone IV E ;
|
|||
|
; Device ; EP4CE30F23C8 ;
|
|||
|
; Timing Models ; Final ;
|
|||
|
; Total logic elements ; 2,767 / 28,848 ( 10 % ) ;
|
|||
|
; Total combinational functions ; 2,501 / 28,848 ( 9 % ) ;
|
|||
|
; Dedicated logic registers ; 1,247 / 28,848 ( 4 % ) ;
|
|||
|
; Total registers ; 1247 ;
|
|||
|
; Total pins ; 135 / 329 ( 41 % ) ;
|
|||
|
; Total virtual pins ; 0 ;
|
|||
|
; Total memory bits ; 65,536 / 608,256 ( 11 % ) ;
|
|||
|
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % ) ;
|
|||
|
; Total PLLs ; 0 / 4 ( 0 % ) ;
|
|||
|
+------------------------------------+---------------------------------------------+
|
|||
|
|
|||
|
|
|||
|
+----------------------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; Fitter Settings ;
|
|||
|
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
|
|||
|
; Option ; Setting ; Default Value ;
|
|||
|
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
|
|||
|
; Device ; EP4CE30F23C8 ; ;
|
|||
|
; Minimum Core Junction Temperature ; 0 ; ;
|
|||
|
; Maximum Core Junction Temperature ; 85 ; ;
|
|||
|
; Fit Attempts to Skip ; 0 ; 0.0 ;
|
|||
|
; Device I/O Standard ; 3.3-V LVTTL ; ;
|
|||
|
; Use smart compilation ; Off ; Off ;
|
|||
|
; Enable parallel Assembler and Timing Analyzer during compilation ; On ; On ;
|
|||
|
; Enable compact report table ; Off ; Off ;
|
|||
|
; Auto Merge PLLs ; On ; On ;
|
|||
|
; Router Timing Optimization Level ; Normal ; Normal ;
|
|||
|
; Perform Clocking Topology Analysis During Routing ; Off ; Off ;
|
|||
|
; Placement Effort Multiplier ; 1.0 ; 1.0 ;
|
|||
|
; Router Effort Multiplier ; 1.0 ; 1.0 ;
|
|||
|
; Optimize Hold Timing ; All Paths ; All Paths ;
|
|||
|
; Optimize Multi-Corner Timing ; On ; On ;
|
|||
|
; Power Optimization During Fitting ; Normal compilation ; Normal compilation ;
|
|||
|
; SSN Optimization ; Off ; Off ;
|
|||
|
; Optimize Timing ; Normal compilation ; Normal compilation ;
|
|||
|
; Optimize Timing for ECOs ; Off ; Off ;
|
|||
|
; Regenerate Full Fit Report During ECO Compiles ; Off ; Off ;
|
|||
|
; Optimize IOC Register Placement for Timing ; Normal ; Normal ;
|
|||
|
; Limit to One Fitting Attempt ; Off ; Off ;
|
|||
|
; Final Placement Optimizations ; Automatically ; Automatically ;
|
|||
|
; Fitter Aggressive Routability Optimizations ; Automatically ; Automatically ;
|
|||
|
; Fitter Initial Placement Seed ; 1 ; 1 ;
|
|||
|
; Periphery to Core Placement and Routing Optimization ; Off ; Off ;
|
|||
|
; PCI I/O ; Off ; Off ;
|
|||
|
; Weak Pull-Up Resistor ; Off ; Off ;
|
|||
|
; Enable Bus-Hold Circuitry ; Off ; Off ;
|
|||
|
; Auto Packed Registers ; Auto ; Auto ;
|
|||
|
; Auto Delay Chains ; On ; On ;
|
|||
|
; Auto Delay Chains for High Fanout Input Pins ; Off ; Off ;
|
|||
|
; Allow Single-ended Buffer for Differential-XSTL Input ; Off ; Off ;
|
|||
|
; Treat Bidirectional Pin as Output Pin ; Off ; Off ;
|
|||
|
; Perform Physical Synthesis for Combinational Logic for Fitting ; Off ; Off ;
|
|||
|
; Perform Physical Synthesis for Combinational Logic for Performance ; Off ; Off ;
|
|||
|
; Perform Register Duplication for Performance ; Off ; Off ;
|
|||
|
; Perform Logic to Memory Mapping for Fitting ; Off ; Off ;
|
|||
|
; Perform Register Retiming for Performance ; Off ; Off ;
|
|||
|
; Perform Asynchronous Signal Pipelining ; Off ; Off ;
|
|||
|
; Fitter Effort ; Auto Fit ; Auto Fit ;
|
|||
|
; Physical Synthesis Effort Level ; Normal ; Normal ;
|
|||
|
; Logic Cell Insertion - Logic Duplication ; Auto ; Auto ;
|
|||
|
; Auto Register Duplication ; Auto ; Auto ;
|
|||
|
; Auto Global Clock ; On ; On ;
|
|||
|
; Auto Global Register Control Signals ; On ; On ;
|
|||
|
; Reserve all unused pins ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
|
|||
|
; Synchronizer Identification ; Auto ; Auto ;
|
|||
|
; Enable Beneficial Skew Optimization ; On ; On ;
|
|||
|
; Optimize Design for Metastability ; On ; On ;
|
|||
|
; Force Fitter to Avoid Periphery Placement Warnings ; Off ; Off ;
|
|||
|
; Enable input tri-state on active configuration pins in user mode ; Off ; Off ;
|
|||
|
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
|
|||
|
|
|||
|
|
|||
|
+------------------------------------------+
|
|||
|
; Parallel Compilation ;
|
|||
|
+----------------------------+-------------+
|
|||
|
; Processors ; Number ;
|
|||
|
+----------------------------+-------------+
|
|||
|
; Number detected on machine ; 8 ;
|
|||
|
; Maximum allowed ; 4 ;
|
|||
|
; ; ;
|
|||
|
; Average used ; 1.03 ;
|
|||
|
; Maximum used ; 4 ;
|
|||
|
; ; ;
|
|||
|
; Usage by Processor ; % Time Used ;
|
|||
|
; Processor 1 ; 100.0% ;
|
|||
|
; Processor 2 ; 0.9% ;
|
|||
|
; Processor 3 ; 0.8% ;
|
|||
|
; Processor 4 ; 0.8% ;
|
|||
|
+----------------------------+-------------+
|
|||
|
|
|||
|
|
|||
|
+--------------------------------------------------------------------------------------------+
|
|||
|
; Ignored Assignments ;
|
|||
|
+----------+----------------+--------------+----------------+---------------+----------------+
|
|||
|
; Name ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
|
|||
|
+----------+----------------+--------------+----------------+---------------+----------------+
|
|||
|
; Location ; ; ; BUTTONS[4] ; PIN_G22 ; QSF Assignment ;
|
|||
|
; Location ; ; ; BUTTONS[5] ; PIN_AA11 ; QSF Assignment ;
|
|||
|
; Location ; ; ; BUTTONS[6] ; PIN_AB11 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_BA[0] ; PIN_M6 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_BA[1] ; PIN_M7 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_CKE ; PIN_U7 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_CLK ; PIN_AA3 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_DQM[0] ; PIN_R1 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_DQM[1] ; PIN_V3 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[0] ; PIN_M1 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[10] ; PIN_Y1 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[11] ; PIN_Y2 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[12] ; PIN_Y3 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[13] ; PIN_AA1 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[14] ; PIN_AB3 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[15] ; PIN_AA4 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[1] ; PIN_M2 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[2] ; PIN_M3 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[3] ; PIN_N1 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[4] ; PIN_N2 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[5] ; PIN_P1 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[6] ; PIN_P2 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[7] ; PIN_P3 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[8] ; PIN_W1 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_D[9] ; PIN_W2 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_N_CAS ; PIN_M5 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_N_CS ; PIN_U1 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_N_RAS ; PIN_M4 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_N_WE ; PIN_R2 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_addr[0] ; PIN_N5 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_addr[10] ; PIN_U2 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_addr[11] ; PIN_U8 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_addr[12] ; PIN_V2 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_addr[1] ; PIN_N6 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_addr[2] ; PIN_P4 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_addr[3] ; PIN_P5 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_addr[4] ; PIN_W6 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_addr[5] ; PIN_V7 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_addr[6] ; PIN_V6 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_addr[7] ; PIN_V5 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_addr[8] ; PIN_V1 ; QSF Assignment ;
|
|||
|
; Location ; ; ; SDRAM_addr[9] ; PIN_V4 ; QSF Assignment ;
|
|||
|
; Location ; ; ; row9[0] ; PIN_H20 ; QSF Assignment ;
|
|||
|
; Location ; ; ; row9[10] ; PIN_A6 ; QSF Assignment ;
|
|||
|
; Location ; ; ; row9[11] ; PIN_B4 ; QSF Assignment ;
|
|||
|
; Location ; ; ; row9[1] ; PIN_H22 ; QSF Assignment ;
|
|||
|
; Location ; ; ; row9[2] ; PIN_E21 ; QSF Assignment ;
|
|||
|
; Location ; ; ; row9[3] ; PIN_C22 ; QSF Assignment ;
|
|||
|
; Location ; ; ; row9[4] ; PIN_C20 ; QSF Assignment ;
|
|||
|
; Location ; ; ; row9[5] ; PIN_B18 ; QSF Assignment ;
|
|||
|
; Location ; ; ; row9[6] ; PIN_B16 ; QSF Assignment ;
|
|||
|
; Location ; ; ; row9[7] ; PIN_B14 ; QSF Assignment ;
|
|||
|
; Location ; ; ; row9[8] ; PIN_B10 ; QSF Assignment ;
|
|||
|
; Location ; ; ; row9[9] ; PIN_B8 ; QSF Assignment ;
|
|||
|
+----------+----------------+--------------+----------------+---------------+----------------+
|
|||
|
|
|||
|
|
|||
|
+---------------------------------------------------------------------------------------------------+
|
|||
|
; Incremental Compilation Preservation Summary ;
|
|||
|
+---------------------+---------------------+----------------------------+--------------------------+
|
|||
|
; Type ; Total [A + B] ; From Design Partitions [A] ; From Rapid Recompile [B] ;
|
|||
|
+---------------------+---------------------+----------------------------+--------------------------+
|
|||
|
; Placement (by node) ; ; ; ;
|
|||
|
; -- Requested ; 0.00 % ( 0 / 4093 ) ; 0.00 % ( 0 / 4093 ) ; 0.00 % ( 0 / 4093 ) ;
|
|||
|
; -- Achieved ; 0.00 % ( 0 / 4093 ) ; 0.00 % ( 0 / 4093 ) ; 0.00 % ( 0 / 4093 ) ;
|
|||
|
; ; ; ; ;
|
|||
|
; Routing (by net) ; ; ; ;
|
|||
|
; -- Requested ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 ) ;
|
|||
|
; -- Achieved ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 ) ; 0.00 % ( 0 / 0 ) ;
|
|||
|
+---------------------+---------------------+----------------------------+--------------------------+
|
|||
|
|
|||
|
|
|||
|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; Incremental Compilation Partition Settings ;
|
|||
|
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
|
|||
|
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
|
|||
|
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
|
|||
|
; Top ; User-created ; Source File ; N/A ; Source File ; N/A ; ;
|
|||
|
; CPU:inst ; User-created ; Source File ; N/A ; Source File ; N/A ; CPU:inst ;
|
|||
|
; decoder:decoder_0 ; User-created ; Source File ; N/A ; Source File ; N/A ; decoder:decoder_0 ;
|
|||
|
; hard_block:auto_generated_inst ; Auto-generated ; Source File ; N/A ; Source File ; N/A ; hard_block:auto_generated_inst ;
|
|||
|
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
|
|||
|
|
|||
|
|
|||
|
+------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; Incremental Compilation Placement Preservation ;
|
|||
|
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
|
|||
|
; Partition Name ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
|
|||
|
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
|
|||
|
; Top ; 0.00 % ( 0 / 4085 ) ; N/A ; Source File ; N/A ; ;
|
|||
|
; CPU:inst ; 0.00 % ( 0 / 0 ) ; N/A ; Source File ; N/A ; ;
|
|||
|
; decoder:decoder_0 ; 0.00 % ( 0 / 0 ) ; N/A ; Source File ; N/A ; ;
|
|||
|
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 ) ; N/A ; Source File ; N/A ; ;
|
|||
|
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
|
|||
|
|
|||
|
|
|||
|
+--------------+
|
|||
|
; Pin-Out File ;
|
|||
|
+--------------+
|
|||
|
The pin-out file can be found in F:/kkk/quartus/GECKO.pin.
|
|||
|
|
|||
|
|
|||
|
+-------------------------------------------------------------------------+
|
|||
|
; Fitter Resource Usage Summary ;
|
|||
|
+---------------------------------------------+---------------------------+
|
|||
|
; Resource ; Usage ;
|
|||
|
+---------------------------------------------+---------------------------+
|
|||
|
; Total logic elements ; 2,767 / 28,848 ( 10 % ) ;
|
|||
|
; -- Combinational with no register ; 1520 ;
|
|||
|
; -- Register only ; 266 ;
|
|||
|
; -- Combinational with a register ; 981 ;
|
|||
|
; ; ;
|
|||
|
; Logic element usage by number of LUT inputs ; ;
|
|||
|
; -- 4 input functions ; 1907 ;
|
|||
|
; -- 3 input functions ; 416 ;
|
|||
|
; -- <=2 input functions ; 178 ;
|
|||
|
; -- Register only ; 266 ;
|
|||
|
; ; ;
|
|||
|
; Logic elements by mode ; ;
|
|||
|
; -- normal mode ; 2441 ;
|
|||
|
; -- arithmetic mode ; 60 ;
|
|||
|
; ; ;
|
|||
|
; Total registers* ; 1,247 / 30,421 ( 4 % ) ;
|
|||
|
; -- Dedicated logic registers ; 1,247 / 28,848 ( 4 % ) ;
|
|||
|
; -- I/O registers ; 0 / 1,573 ( 0 % ) ;
|
|||
|
; ; ;
|
|||
|
; Total LABs: partially or completely used ; 207 / 1,803 ( 11 % ) ;
|
|||
|
; Virtual pins ; 0 ;
|
|||
|
; I/O pins ; 135 / 329 ( 41 % ) ;
|
|||
|
; -- Clock pins ; 5 / 7 ( 71 % ) ;
|
|||
|
; -- Dedicated input pins ; 0 / 9 ( 0 % ) ;
|
|||
|
; ; ;
|
|||
|
; M9Ks ; 8 / 66 ( 12 % ) ;
|
|||
|
; Total block memory bits ; 65,536 / 608,256 ( 11 % ) ;
|
|||
|
; Total block memory implementation bits ; 73,728 / 608,256 ( 12 % ) ;
|
|||
|
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % ) ;
|
|||
|
; PLLs ; 0 / 4 ( 0 % ) ;
|
|||
|
; Global signals ; 2 ;
|
|||
|
; -- Global clocks ; 2 / 20 ( 10 % ) ;
|
|||
|
; JTAGs ; 0 / 1 ( 0 % ) ;
|
|||
|
; CRC blocks ; 0 / 1 ( 0 % ) ;
|
|||
|
; ASMI blocks ; 0 / 1 ( 0 % ) ;
|
|||
|
; Oscillator blocks ; 0 / 1 ( 0 % ) ;
|
|||
|
; Impedance control blocks ; 0 / 4 ( 0 % ) ;
|
|||
|
; Average interconnect usage (total/H/V) ; 5.9% / 5.9% / 5.9% ;
|
|||
|
; Peak interconnect usage (total/H/V) ; 32.5% / 33.1% / 33.5% ;
|
|||
|
; Maximum fan-out ; 1255 ;
|
|||
|
; Highest non-global fan-out ; 198 ;
|
|||
|
; Total fan-out ; 13800 ;
|
|||
|
; Average fan-out ; 3.21 ;
|
|||
|
+---------------------------------------------+---------------------------+
|
|||
|
* Register count does not include registers inside RAM blocks or DSP blocks.
|
|||
|
|
|||
|
|
|||
|
|
|||
|
+----------------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; Fitter Partition Statistics ;
|
|||
|
+---------------------------------------------+-----------------------+-------------------+-------------------+--------------------------------+
|
|||
|
; Statistic ; Top ; CPU:inst ; decoder:decoder_0 ; hard_block:auto_generated_inst ;
|
|||
|
+---------------------------------------------+-----------------------+-------------------+-------------------+--------------------------------+
|
|||
|
; Difficulty Clustering Region ; Low ; Low ; Low ; Low ;
|
|||
|
; ; ; ; ; ;
|
|||
|
; Total logic elements ; 2767 / 28848 ( 10 % ) ; 0 / 28848 ( 0 % ) ; 0 / 28848 ( 0 % ) ; 0 / 28848 ( 0 % ) ;
|
|||
|
; -- Combinational with no register ; 1520 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Register only ; 266 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Combinational with a register ; 981 ; 0 ; 0 ; 0 ;
|
|||
|
; ; ; ; ; ;
|
|||
|
; Logic element usage by number of LUT inputs ; ; ; ; ;
|
|||
|
; -- 4 input functions ; 1907 ; 0 ; 0 ; 0 ;
|
|||
|
; -- 3 input functions ; 416 ; 0 ; 0 ; 0 ;
|
|||
|
; -- <=2 input functions ; 178 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Register only ; 266 ; 0 ; 0 ; 0 ;
|
|||
|
; ; ; ; ; ;
|
|||
|
; Logic elements by mode ; ; ; ; ;
|
|||
|
; -- normal mode ; 2441 ; 0 ; 0 ; 0 ;
|
|||
|
; -- arithmetic mode ; 60 ; 0 ; 0 ; 0 ;
|
|||
|
; ; ; ; ; ;
|
|||
|
; Total registers ; 1247 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Dedicated logic registers ; 1247 / 28848 ( 4 % ) ; 0 / 28848 ( 0 % ) ; 0 / 28848 ( 0 % ) ; 0 / 28848 ( 0 % ) ;
|
|||
|
; -- I/O registers ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; ; ; ; ; ;
|
|||
|
; Total LABs: partially or completely used ; 207 / 1803 ( 11 % ) ; 0 / 1803 ( 0 % ) ; 0 / 1803 ( 0 % ) ; 0 / 1803 ( 0 % ) ;
|
|||
|
; ; ; ; ; ;
|
|||
|
; Virtual pins ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; I/O pins ; 135 ; 0 ; 0 ; 0 ;
|
|||
|
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % ) ; 0 / 132 ( 0 % ) ; 0 / 132 ( 0 % ) ; 0 / 132 ( 0 % ) ;
|
|||
|
; Total memory bits ; 65536 ; 0 ; 0 ; 0 ;
|
|||
|
; Total RAM block bits ; 73728 ; 0 ; 0 ; 0 ;
|
|||
|
; M9K ; 8 / 66 ( 12 % ) ; 0 / 66 ( 0 % ) ; 0 / 66 ( 0 % ) ; 0 / 66 ( 0 % ) ;
|
|||
|
; Clock control block ; 2 / 24 ( 8 % ) ; 0 / 24 ( 0 % ) ; 0 / 24 ( 0 % ) ; 0 / 24 ( 0 % ) ;
|
|||
|
; ; ; ; ; ;
|
|||
|
; Connections ; ; ; ; ;
|
|||
|
; -- Input Connections ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Registered Input Connections ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Output Connections ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Registered Output Connections ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; ; ; ; ; ;
|
|||
|
; Internal Connections ; ; ; ; ;
|
|||
|
; -- Total Connections ; 13796 ; 0 ; 0 ; 4 ;
|
|||
|
; -- Registered Connections ; 4556 ; 0 ; 0 ; 0 ;
|
|||
|
; ; ; ; ; ;
|
|||
|
; External Connections ; ; ; ; ;
|
|||
|
; -- Top ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; -- CPU:inst ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; -- decoder:decoder_0 ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; -- hard_block:auto_generated_inst ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; ; ; ; ; ;
|
|||
|
; Partition Interface ; ; ; ; ;
|
|||
|
; -- Input Ports ; 7 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Output Ports ; 128 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Bidir Ports ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; ; ; ; ; ;
|
|||
|
; Registered Ports ; ; ; ; ;
|
|||
|
; -- Registered Input Ports ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Registered Output Ports ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; ; ; ; ; ;
|
|||
|
; Port Connectivity ; ; ; ; ;
|
|||
|
; -- Input Ports driven by GND ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Output Ports driven by GND ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Input Ports driven by VCC ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Output Ports driven by VCC ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Input Ports with no Source ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Output Ports with no Source ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Input Ports with no Fanout ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; -- Output Ports with no Fanout ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
+---------------------------------------------+-----------------------+-------------------+-------------------+--------------------------------+
|
|||
|
|
|||
|
|
|||
|
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; Input Pins ;
|
|||
|
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
|
|||
|
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
|
|||
|
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
|
|||
|
; clk ; T1 ; 2 ; 0 ; 21 ; 21 ; 1255 ; 0 ; yes ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; no ;
|
|||
|
; in_buttons[0] ; B11 ; 8 ; 34 ; 43 ; 21 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; no ;
|
|||
|
; in_buttons[1] ; A11 ; 8 ; 34 ; 43 ; 14 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; no ;
|
|||
|
; in_buttons[2] ; B12 ; 7 ; 34 ; 43 ; 7 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; no ;
|
|||
|
; in_buttons[3] ; A12 ; 7 ; 34 ; 43 ; 0 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; no ;
|
|||
|
; in_buttons[4] ; G22 ; 6 ; 67 ; 22 ; 7 ; 3 ; 0 ; no ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; no ;
|
|||
|
; reset_n ; AB11 ; 3 ; 36 ; 0 ; 14 ; 221 ; 0 ; yes ; no ; no ; yes ; no ; Off ; 3.3-V LVTTL ; -- ; User ; no ;
|
|||
|
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
|
|||
|
|
|||
|
|
|||
|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; Output Pins ;
|
|||
|
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
|
|||
|
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
|
|||
|
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
|
|||
|
; row1[0] ; D19 ; 7 ; 59 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row1[10] ; F19 ; 6 ; 67 ; 37 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row1[11] ; D6 ; 8 ; 5 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row1[1] ; K21 ; 6 ; 67 ; 27 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row1[2] ; J22 ; 6 ; 67 ; 28 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row1[3] ; F14 ; 7 ; 63 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row1[4] ; G16 ; 7 ; 63 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row1[5] ; G15 ; 7 ; 63 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row1[6] ; G14 ; 7 ; 54 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row1[7] ; E10 ; 8 ; 32 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row1[8] ; K18 ; 6 ; 67 ; 30 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row1[9] ; F10 ; 8 ; 9 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row2[0] ; F17 ; 6 ; 67 ; 41 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row2[10] ; F8 ; 8 ; 7 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row2[11] ; E5 ; 8 ; 1 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row2[1] ; F15 ; 7 ; 63 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row2[2] ; J21 ; 6 ; 67 ; 28 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row2[3] ; G17 ; 6 ; 67 ; 41 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row2[4] ; H15 ; 7 ; 61 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row2[5] ; H14 ; 7 ; 61 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row2[6] ; J18 ; 6 ; 67 ; 31 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row2[7] ; E9 ; 8 ; 22 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row2[8] ; F11 ; 7 ; 36 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row2[9] ; G10 ; 8 ; 11 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row3[0] ; D17 ; 7 ; 61 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row3[10] ; G8 ; 8 ; 7 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row3[11] ; B5 ; 8 ; 11 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row3[1] ; E15 ; 7 ; 54 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row3[2] ; H19 ; 6 ; 67 ; 34 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row3[3] ; H16 ; 6 ; 67 ; 36 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row3[4] ; J17 ; 6 ; 67 ; 36 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row3[5] ; D10 ; 8 ; 32 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row3[6] ; G13 ; 7 ; 52 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row3[7] ; G7 ; 8 ; 3 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row3[8] ; E11 ; 7 ; 36 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row3[9] ; H10 ; 8 ; 18 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row4[0] ; K22 ; 6 ; 67 ; 27 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row4[10] ; E7 ; 8 ; 5 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row4[11] ; C4 ; 8 ; 3 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row4[1] ; D15 ; 7 ; 54 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row4[2] ; H17 ; 6 ; 67 ; 38 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row4[3] ; E13 ; 7 ; 41 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row4[4] ; E12 ; 7 ; 36 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row4[5] ; F9 ; 8 ; 1 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row4[6] ; K17 ; 6 ; 67 ; 29 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row4[7] ; F7 ; 8 ; 3 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row4[8] ; H11 ; 8 ; 20 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row4[9] ; G9 ; 8 ; 1 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row5[0] ; L21 ; 6 ; 67 ; 25 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row5[10] ; C7 ; 8 ; 20 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row5[11] ; A4 ; 8 ; 9 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row5[1] ; H21 ; 6 ; 67 ; 28 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row5[2] ; E22 ; 6 ; 67 ; 34 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row5[3] ; B22 ; 6 ; 67 ; 39 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row5[4] ; B20 ; 7 ; 59 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row5[5] ; A18 ; 7 ; 54 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row5[6] ; A16 ; 7 ; 50 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row5[7] ; A14 ; 7 ; 41 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row5[8] ; A10 ; 8 ; 32 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row5[9] ; A8 ; 8 ; 25 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row6[0] ; F16 ; 7 ; 65 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row6[10] ; A5 ; 8 ; 14 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row6[11] ; C3 ; 8 ; 5 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row6[1] ; F20 ; 6 ; 67 ; 37 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row6[2] ; D20 ; 6 ; 67 ; 40 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row6[3] ; A20 ; 7 ; 59 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row6[4] ; C19 ; 7 ; 61 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row6[5] ; C17 ; 7 ; 56 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row6[6] ; C15 ; 7 ; 50 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row6[7] ; C13 ; 7 ; 45 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row6[8] ; B9 ; 8 ; 29 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row6[9] ; B7 ; 8 ; 25 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row7[0] ; E16 ; 7 ; 65 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row7[10] ; C6 ; 8 ; 9 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row7[11] ; B3 ; 8 ; 5 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row7[1] ; F22 ; 6 ; 67 ; 31 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row7[2] ; D21 ; 6 ; 67 ; 36 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row7[3] ; C21 ; 6 ; 67 ; 38 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row7[4] ; B19 ; 7 ; 56 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row7[5] ; B17 ; 7 ; 50 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row7[6] ; B15 ; 7 ; 45 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row7[7] ; B13 ; 7 ; 38 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row7[8] ; A9 ; 8 ; 32 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row7[9] ; A7 ; 8 ; 25 ; 43 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row8[0] ; L22 ; 6 ; 67 ; 25 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row8[10] ; B6 ; 8 ; 22 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row8[11] ; A3 ; 8 ; 5 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row8[1] ; F21 ; 6 ; 67 ; 31 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row8[2] ; D22 ; 6 ; 67 ; 36 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row8[3] ; B21 ; 6 ; 67 ; 39 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row8[4] ; A19 ; 7 ; 56 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row8[5] ; A17 ; 7 ; 52 ; 43 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row8[6] ; A15 ; 7 ; 45 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row8[7] ; A13 ; 7 ; 38 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row8[8] ; C10 ; 8 ; 29 ; 43 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; row8[9] ; C8 ; 8 ; 20 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[0] ; L7 ; 2 ; 0 ; 18 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[10] ; Y10 ; 3 ; 34 ; 0 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[11] ; T11 ; 3 ; 18 ; 0 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[12] ; Y4 ; 3 ; 3 ; 0 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[13] ; V8 ; 3 ; 16 ; 0 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[14] ; W8 ; 3 ; 16 ; 0 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[15] ; U9 ; 3 ; 16 ; 0 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[16] ; T8 ; 3 ; 14 ; 0 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[17] ; T4 ; 2 ; 0 ; 4 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[18] ; R7 ; 2 ; 0 ; 2 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[19] ; T7 ; 2 ; 0 ; 2 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[1] ; V9 ; 3 ; 20 ; 0 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[20] ; T5 ; 2 ; 0 ; 4 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[21] ; E14 ; 7 ; 48 ; 43 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[22] ; T9 ; 3 ; 14 ; 0 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[23] ; K19 ; 6 ; 67 ; 26 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[24] ; P6 ; 2 ; 0 ; 5 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[25] ; F13 ; 7 ; 45 ; 43 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[26] ; N7 ; 2 ; 0 ; 7 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[27] ; N8 ; 2 ; 0 ; 11 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[28] ; P7 ; 2 ; 0 ; 7 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[29] ; R5 ; 2 ; 0 ; 4 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[2] ; U10 ; 3 ; 22 ; 0 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[30] ; R6 ; 2 ; 0 ; 3 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[31] ; T3 ; 2 ; 0 ; 7 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[3] ; W10 ; 3 ; 34 ; 0 ; 21 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[4] ; L6 ; 2 ; 0 ; 20 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[5] ; M8 ; 2 ; 0 ; 11 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[6] ; G18 ; 6 ; 67 ; 37 ; 0 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[7] ; U11 ; 3 ; 29 ; 0 ; 28 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[8] ; W7 ; 3 ; 14 ; 0 ; 14 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
; seg_out[9] ; T10 ; 3 ; 18 ; 0 ; 7 ; no ; no ; no ; 2 ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 8mA ; Off ; -- ; no ; no ; User ; - ; - ;
|
|||
|
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
|
|||
|
|
|||
|
|
|||
|
+--------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; Dual Purpose and Dedicated Pins ;
|
|||
|
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
|
|||
|
; Location ; Pin Name ; Reserved As ; User Signal Name ; Pin Type ;
|
|||
|
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
|
|||
|
; D1 ; DIFFIO_L8n, DATA1, ASDO ; As input tri-stated ; ~ALTERA_ASDO_DATA1~ ; Dual Purpose Pin ;
|
|||
|
; E2 ; DIFFIO_L10p, FLASH_nCE, nCSO ; As input tri-stated ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin ;
|
|||
|
; K6 ; nSTATUS ; - ; - ; Dedicated Programming Pin ;
|
|||
|
; K2 ; DCLK ; As output driving ground ; ~ALTERA_DCLK~ ; Dual Purpose Pin ;
|
|||
|
; K1 ; DATA0 ; As input tri-stated ; ~ALTERA_DATA0~ ; Dual Purpose Pin ;
|
|||
|
; K5 ; nCONFIG ; - ; - ; Dedicated Programming Pin ;
|
|||
|
; L3 ; nCE ; - ; - ; Dedicated Programming Pin ;
|
|||
|
; M18 ; CONF_DONE ; - ; - ; Dedicated Programming Pin ;
|
|||
|
; M17 ; MSEL0 ; - ; - ; Dedicated Programming Pin ;
|
|||
|
; L18 ; MSEL1 ; - ; - ; Dedicated Programming Pin ;
|
|||
|
; L17 ; MSEL2 ; - ; - ; Dedicated Programming Pin ;
|
|||
|
; K20 ; MSEL3 ; - ; - ; Dedicated Programming Pin ;
|
|||
|
; L22 ; DIFFIO_R27n, INIT_DONE ; Use as regular IO ; row8[0] ; Dual Purpose Pin ;
|
|||
|
; L21 ; DIFFIO_R27p, CRC_ERROR ; Use as regular IO ; row5[0] ; Dual Purpose Pin ;
|
|||
|
; K22 ; DIFFIO_R24n, nCEO ; Use as programming pin ; row4[0] ; Dual Purpose Pin ;
|
|||
|
; K21 ; DIFFIO_R24p, CLKUSR ; Use as regular IO ; row1[1] ; Dual Purpose Pin ;
|
|||
|
; E22 ; DIFFIO_R12n, nWE ; Use as regular IO ; row5[2] ; Dual Purpose Pin ;
|
|||
|
; F20 ; DIFFIO_R8n, nAVD ; Use as regular IO ; row6[1] ; Dual Purpose Pin ;
|
|||
|
; F19 ; DIFFIO_R8p ; Use as regular IO ; row1[10] ; Dual Purpose Pin ;
|
|||
|
; G18 ; DIFFIO_R7n, PADD23 ; Use as regular IO ; seg_out[6] ; Dual Purpose Pin ;
|
|||
|
; B22 ; DIFFIO_R5n, PADD22 ; Use as regular IO ; row5[3] ; Dual Purpose Pin ;
|
|||
|
; B21 ; DIFFIO_R5p, PADD21 ; Use as regular IO ; row8[3] ; Dual Purpose Pin ;
|
|||
|
; A17 ; DIFFIO_T41n, PADD1 ; Use as regular IO ; row8[5] ; Dual Purpose Pin ;
|
|||
|
; B17 ; DIFFIO_T41p, PADD2 ; Use as regular IO ; row7[5] ; Dual Purpose Pin ;
|
|||
|
; E14 ; DIFFIO_T38n, PADD3 ; Use as regular IO ; seg_out[21] ; Dual Purpose Pin ;
|
|||
|
; F13 ; DIFFIO_T37p, PADD4, DQS2T/CQ3T,DPCLK8 ; Use as regular IO ; seg_out[25] ; Dual Purpose Pin ;
|
|||
|
; A15 ; DIFFIO_T36n, PADD5 ; Use as regular IO ; row8[6] ; Dual Purpose Pin ;
|
|||
|
; B15 ; DIFFIO_T36p, PADD6 ; Use as regular IO ; row7[6] ; Dual Purpose Pin ;
|
|||
|
; C13 ; DIFFIO_T35n, PADD7 ; Use as regular IO ; row6[7] ; Dual Purpose Pin ;
|
|||
|
; A14 ; DIFFIO_T31n, PADD9 ; Use as regular IO ; row5[7] ; Dual Purpose Pin ;
|
|||
|
; A13 ; DIFFIO_T29n, PADD11 ; Use as regular IO ; row8[7] ; Dual Purpose Pin ;
|
|||
|
; B13 ; DIFFIO_T29p, PADD12, DQS4T/CQ5T,DPCLK9 ; Use as regular IO ; row7[7] ; Dual Purpose Pin ;
|
|||
|
; E11 ; DIFFIO_T27n, PADD13 ; Use as regular IO ; row3[8] ; Dual Purpose Pin ;
|
|||
|
; F11 ; DIFFIO_T27p, PADD14 ; Use as regular IO ; row2[8] ; Dual Purpose Pin ;
|
|||
|
; A9 ; DIFFIO_T24n, PADD16 ; Use as regular IO ; row7[8] ; Dual Purpose Pin ;
|
|||
|
; B9 ; DIFFIO_T24p, PADD17, DQS5T/CQ5T#,DPCLK10 ; Use as regular IO ; row6[8] ; Dual Purpose Pin ;
|
|||
|
; A8 ; DIFFIO_T20n, DATA2 ; Use as regular IO ; row5[9] ; Dual Purpose Pin ;
|
|||
|
; A7 ; DIFFIO_T19n, PADD18 ; Use as regular IO ; row7[9] ; Dual Purpose Pin ;
|
|||
|
; B7 ; DIFFIO_T19p, DATA4 ; Use as regular IO ; row6[9] ; Dual Purpose Pin ;
|
|||
|
; B6 ; DIFFIO_T18p, DATA15 ; Use as regular IO ; row8[10] ; Dual Purpose Pin ;
|
|||
|
; C8 ; DIFFIO_T16n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO ; row8[9] ; Dual Purpose Pin ;
|
|||
|
; C7 ; DIFFIO_T16p, DATA13 ; Use as regular IO ; row5[10] ; Dual Purpose Pin ;
|
|||
|
; A5 ; DIFFIO_T11p, DATA5 ; Use as regular IO ; row6[10] ; Dual Purpose Pin ;
|
|||
|
; F10 ; DIFFIO_T8p, DATA6 ; Use as regular IO ; row1[9] ; Dual Purpose Pin ;
|
|||
|
; C6 ; DIFFIO_T7n, DATA7 ; Use as regular IO ; row7[10] ; Dual Purpose Pin ;
|
|||
|
; F8 ; DIFFIO_T5n, DATA9 ; Use as regular IO ; row2[10] ; Dual Purpose Pin ;
|
|||
|
; A3 ; DIFFIO_T4n, DATA10 ; Use as regular IO ; row8[11] ; Dual Purpose Pin ;
|
|||
|
; B3 ; DIFFIO_T4p, DATA11 ; Use as regular IO ; row7[11] ; Dual Purpose Pin ;
|
|||
|
; C4 ; DIFFIO_T3p, DATA12, DQS1T/CQ1T#,CDPCLK7 ; Use as regular IO ; row4[11] ; Dual Purpose Pin ;
|
|||
|
+----------+------------------------------------------+--------------------------+-------------------------+---------------------------+
|
|||
|
|
|||
|
|
|||
|
+------------------------------------------------------------+
|
|||
|
; I/O Bank Usage ;
|
|||
|
+----------+------------------+---------------+--------------+
|
|||
|
; I/O Bank ; Usage ; VCCIO Voltage ; VREF Voltage ;
|
|||
|
+----------+------------------+---------------+--------------+
|
|||
|
; 1 ; 4 / 35 ( 11 % ) ; 3.3V ; -- ;
|
|||
|
; 2 ; 15 / 45 ( 33 % ) ; 3.3V ; -- ;
|
|||
|
; 3 ; 15 / 42 ( 36 % ) ; 3.3V ; -- ;
|
|||
|
; 4 ; 0 / 43 ( 0 % ) ; 3.3V ; -- ;
|
|||
|
; 5 ; 0 / 41 ( 0 % ) ; 3.3V ; -- ;
|
|||
|
; 6 ; 30 / 37 ( 81 % ) ; 3.3V ; -- ;
|
|||
|
; 7 ; 39 / 43 ( 91 % ) ; 3.3V ; -- ;
|
|||
|
; 8 ; 36 / 43 ( 84 % ) ; 3.3V ; -- ;
|
|||
|
+----------+------------------+---------------+--------------+
|
|||
|
|
|||
|
|
|||
|
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; All Package Pins ;
|
|||
|
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
|
|||
|
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir. ; I/O Standard ; Voltage ; I/O Type ; User Assignment ; Bus Hold ; Weak Pull Up ;
|
|||
|
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
|
|||
|
; A1 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; A2 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; A3 ; 534 ; 8 ; row8[11] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A4 ; 529 ; 8 ; row5[11] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A5 ; 518 ; 8 ; row6[10] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A6 ; 501 ; 8 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; A7 ; 499 ; 8 ; row7[9] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A8 ; 497 ; 8 ; row5[9] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A9 ; 487 ; 8 ; row7[8] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A10 ; 485 ; 8 ; row5[8] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A11 ; 481 ; 8 ; in_buttons[1] ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A12 ; 479 ; 7 ; in_buttons[3] ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A13 ; 473 ; 7 ; row8[7] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A14 ; 469 ; 7 ; row5[7] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A15 ; 458 ; 7 ; row8[6] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A16 ; 448 ; 7 ; row5[6] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A17 ; 446 ; 7 ; row8[5] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A18 ; 437 ; 7 ; row5[5] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A19 ; 435 ; 7 ; row8[4] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A20 ; 430 ; 7 ; row6[3] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; A21 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; A22 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; AA1 ; 125 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; AA2 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; AA3 ; 154 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AA4 ; 158 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AA5 ; 160 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AA6 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; AA7 ; 173 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AA8 ; 183 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AA9 ; 189 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AA10 ; 202 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AA11 ; 204 ; 3 ; GND+ ; ; ; ; Column I/O ; ; -- ; -- ;
|
|||
|
; AA12 ; 206 ; 4 ; GND+ ; ; ; ; Column I/O ; ; -- ; -- ;
|
|||
|
; AA13 ; 208 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AA14 ; 210 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AA15 ; 220 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AA16 ; 224 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AA17 ; 243 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AA18 ; 245 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; -- ; -- ;
|
|||
|
; AA19 ; 252 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AA20 ; 259 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AA21 ; 274 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; AA22 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; AB1 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; AB2 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; AB3 ; 155 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AB4 ; 159 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; -- ; -- ;
|
|||
|
; AB5 ; 161 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AB6 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; AB7 ; 174 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AB8 ; 184 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AB9 ; 190 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AB10 ; 203 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AB11 ; 205 ; 3 ; reset_n ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; AB12 ; 207 ; 4 ; GND+ ; ; ; ; Column I/O ; ; -- ; -- ;
|
|||
|
; AB13 ; 209 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AB14 ; 211 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AB15 ; 221 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AB16 ; 225 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AB17 ; 244 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AB18 ; 242 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AB19 ; 253 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AB20 ; 260 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; AB21 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; AB22 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; B1 ; 4 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; B2 ; 3 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; B3 ; 535 ; 8 ; row7[11] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; B4 ; 530 ; 8 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; B5 ; 523 ; 8 ; row3[11] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; B6 ; 502 ; 8 ; row8[10] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; B7 ; 500 ; 8 ; row6[9] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; B8 ; 498 ; 8 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; B9 ; 488 ; 8 ; row6[8] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; B10 ; 486 ; 8 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; B11 ; 482 ; 8 ; in_buttons[0] ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; B12 ; 480 ; 7 ; in_buttons[2] ; input ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; B13 ; 474 ; 7 ; row7[7] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; B14 ; 470 ; 7 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; B15 ; 459 ; 7 ; row7[6] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; B16 ; 449 ; 7 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; B17 ; 447 ; 7 ; row7[5] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; B18 ; 438 ; 7 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; B19 ; 434 ; 7 ; row7[4] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; B20 ; 431 ; 7 ; row5[4] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; B21 ; 404 ; 6 ; row8[3] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; B22 ; 403 ; 6 ; row5[3] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; C1 ; 15 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; C2 ; 14 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; C3 ; 538 ; 8 ; row6[11] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; C4 ; 539 ; 8 ; row4[11] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; C5 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; C6 ; 526 ; 8 ; row7[10] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; C7 ; 508 ; 8 ; row5[10] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; C8 ; 507 ; 8 ; row8[9] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; C9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; C10 ; 491 ; 8 ; row8[8] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; C11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; C12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; C13 ; 460 ; 7 ; row6[7] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; C14 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; C15 ; 450 ; 7 ; row6[6] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; C16 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; C17 ; 433 ; 7 ; row6[5] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; C18 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; C19 ; 428 ; 7 ; row6[4] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; C20 ; 405 ; 6 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; C21 ; 401 ; 6 ; row7[3] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; C22 ; 400 ; 6 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; D1 ; 17 ; 1 ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; On ;
|
|||
|
; D2 ; 16 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; D3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; D4 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; D5 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; D6 ; 536 ; 8 ; row1[11] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; D7 ; 527 ; 8 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; D8 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; D9 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; D10 ; 483 ; 8 ; row3[5] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; D11 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; D12 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; D13 ; 461 ; 7 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; D14 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; D15 ; 439 ; 7 ; row4[1] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; D16 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; D17 ; 426 ; 7 ; row3[0] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; D18 ; ; 7 ; VCCIO7 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; D19 ; 429 ; 7 ; row1[0] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; D20 ; 407 ; 6 ; row6[2] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; D21 ; 395 ; 6 ; row7[2] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; D22 ; 394 ; 6 ; row8[2] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; E1 ; 22 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; E2 ; 21 ; 1 ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; On ;
|
|||
|
; E3 ; 9 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; E4 ; 8 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; E5 ; 546 ; 8 ; row2[11] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; E6 ; 545 ; 8 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; E7 ; 537 ; 8 ; row4[10] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; E8 ; ; 8 ; VCCIO8 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; E9 ; 506 ; 8 ; row2[7] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; E10 ; 484 ; 8 ; row1[7] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; E11 ; 477 ; 7 ; row3[8] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; E12 ; 476 ; 7 ; row4[4] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; E13 ; 468 ; 7 ; row4[3] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; E14 ; 453 ; 7 ; seg_out[21] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; E15 ; 440 ; 7 ; row3[1] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; E16 ; 418 ; 7 ; row7[0] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; E17 ; ; ; VCCD_PLL2 ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; E18 ; ; ; GNDA2 ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; E19 ; ; 6 ; VCCIO6 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; E20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; E21 ; 388 ; 6 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; E22 ; 387 ; 6 ; row5[2] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; F1 ; 26 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; F2 ; 25 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; F3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; F4 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; F5 ; ; ; GNDA3 ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; F6 ; ; ; VCCD_PLL3 ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; F7 ; 542 ; 8 ; row4[7] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; F8 ; 531 ; 8 ; row2[10] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; F9 ; 544 ; 8 ; row4[5] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; F10 ; 525 ; 8 ; row1[9] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; F11 ; 478 ; 7 ; row2[8] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; F12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; F13 ; 457 ; 7 ; seg_out[25] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; F14 ; 423 ; 7 ; row1[3] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; F15 ; 419 ; 7 ; row2[1] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; F16 ; 417 ; 7 ; row6[0] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; F17 ; 410 ; 6 ; row2[0] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; F18 ; ; -- ; VCCA2 ; power ; ; 2.5V ; -- ; ; -- ; -- ;
|
|||
|
; F19 ; 397 ; 6 ; row1[10] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; F20 ; 396 ; 6 ; row6[1] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; F21 ; 376 ; 6 ; row8[1] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; F22 ; 375 ; 6 ; row7[1] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; G1 ; 67 ; 1 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; G2 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; G3 ; 1 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; G4 ; 0 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; G5 ; 5 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; G6 ; ; -- ; VCCA3 ; power ; ; 2.5V ; -- ; ; -- ; -- ;
|
|||
|
; G7 ; 543 ; 8 ; row3[7] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; G8 ; 532 ; 8 ; row3[10] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; G9 ; 547 ; 8 ; row4[9] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; G10 ; 524 ; 8 ; row2[9] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; G11 ; 492 ; 8 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; G12 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; G13 ; 444 ; 7 ; row3[6] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; G14 ; 441 ; 7 ; row1[6] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; G15 ; 422 ; 7 ; row1[5] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; G16 ; 420 ; 7 ; row1[4] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; G17 ; 411 ; 6 ; row2[3] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; G18 ; 398 ; 6 ; seg_out[6] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; G19 ; ; 6 ; VCCIO6 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; G20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; G21 ; 345 ; 6 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; G22 ; 344 ; 6 ; in_buttons[4] ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; H1 ; 52 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; H2 ; 51 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; H3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; H4 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; H5 ; 42 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; H6 ; 19 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; H7 ; 18 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; H8 ; 29 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; H9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; H10 ; 512 ; 8 ; row3[9] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; H11 ; 511 ; 8 ; row4[8] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; H12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; H13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; H14 ; 425 ; 7 ; row2[5] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; H15 ; 424 ; 7 ; row2[4] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; H16 ; 393 ; 6 ; row3[3] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; H17 ; 399 ; 6 ; row4[2] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; H18 ; 391 ; 6 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; H19 ; 386 ; 6 ; row3[2] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; H20 ; 385 ; 6 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; H21 ; 365 ; 6 ; row5[1] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; H22 ; 364 ; 6 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; J1 ; 55 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; J2 ; 54 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; J3 ; 53 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; J4 ; 50 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; J5 ; 38 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; J6 ; 20 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; J7 ; 45 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; J8 ; 30 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; J9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; J10 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; J11 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; J12 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; J13 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; J14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; J15 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; J16 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; J17 ; 392 ; 6 ; row3[4] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; J18 ; 374 ; 6 ; row2[6] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; J19 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; J20 ; ; 6 ; VCCIO6 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; J21 ; 363 ; 6 ; row2[2] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; J22 ; 362 ; 6 ; row1[2] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; K1 ; 59 ; 1 ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; On ;
|
|||
|
; K2 ; 58 ; 1 ; ~ALTERA_DCLK~ ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; On ;
|
|||
|
; K3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; K4 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; K5 ; 60 ; 1 ; ^nCONFIG ; ; ; ; -- ; ; -- ; -- ;
|
|||
|
; K6 ; 41 ; 1 ; ^nSTATUS ; ; ; ; -- ; ; -- ; -- ;
|
|||
|
; K7 ; 46 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; K8 ; 44 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; K9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; K10 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; K11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; K12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; K13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; K14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; K15 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; K16 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; K17 ; 369 ; 6 ; row4[6] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; K18 ; 370 ; 6 ; row1[8] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; K19 ; 357 ; 6 ; seg_out[23] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; K20 ; 350 ; 6 ; ^MSEL3 ; ; ; ; -- ; ; -- ; -- ;
|
|||
|
; K21 ; 361 ; 6 ; row1[1] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; K22 ; 360 ; 6 ; row4[0] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; L1 ; 63 ; 1 ; #TMS ; input ; ; ; -- ; ; -- ; -- ;
|
|||
|
; L2 ; 62 ; 1 ; #TCK ; input ; ; ; -- ; ; -- ; -- ;
|
|||
|
; L3 ; 65 ; 1 ; ^nCE ; ; ; ; -- ; ; -- ; -- ;
|
|||
|
; L4 ; 64 ; 1 ; #TDO ; output ; ; ; -- ; ; -- ; -- ;
|
|||
|
; L5 ; 61 ; 1 ; #TDI ; input ; ; ; -- ; ; -- ; -- ;
|
|||
|
; L6 ; 70 ; 2 ; seg_out[4] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; L7 ; 79 ; 2 ; seg_out[0] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; L8 ; 43 ; 1 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; L9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; L10 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; L11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; L12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; L13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; L14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; L15 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; L16 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; L17 ; 349 ; 6 ; ^MSEL2 ; ; ; ; -- ; ; -- ; -- ;
|
|||
|
; L18 ; 348 ; 6 ; ^MSEL1 ; ; ; ; -- ; ; -- ; -- ;
|
|||
|
; L19 ; ; 6 ; VCCIO6 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; L20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; L21 ; 354 ; 6 ; row5[0] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; L22 ; 353 ; 6 ; row8[0] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; M1 ; 73 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; M2 ; 72 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; M3 ; 75 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; M4 ; 74 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; M5 ; 80 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; M6 ; 71 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; M7 ; 105 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; M8 ; 106 ; 2 ; seg_out[5] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; M9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; M10 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; M11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; M12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; M13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; M14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; M15 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; M16 ; 337 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; M17 ; 347 ; 6 ; ^MSEL0 ; ; ; ; -- ; ; -- ; -- ;
|
|||
|
; M18 ; 346 ; 6 ; ^CONF_DONE ; ; ; ; -- ; ; -- ; -- ;
|
|||
|
; M19 ; 336 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; M20 ; 335 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; M21 ; 334 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; M22 ; 333 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; N1 ; 77 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; N2 ; 76 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; N3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; N4 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; N5 ; 87 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; N6 ; 104 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; N7 ; 122 ; 2 ; seg_out[26] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; N8 ; 107 ; 2 ; seg_out[27] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; N9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; N10 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; N11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; N12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; N13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; N14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; N15 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; N16 ; 314 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; N17 ; 329 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; N18 ; 330 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; N19 ; 324 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; N20 ; 323 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; N21 ; 332 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; N22 ; 331 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; P1 ; 84 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; P2 ; 83 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; P3 ; 89 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; P4 ; 88 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; P5 ; 103 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; P6 ; 131 ; 2 ; seg_out[24] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; P7 ; 123 ; 2 ; seg_out[28] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; P8 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; P9 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; P10 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; P11 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; P12 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; P13 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; P14 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; P15 ; 298 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; P16 ; 299 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; P17 ; 302 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; P18 ; ; 5 ; VCCIO5 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; P19 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; P20 ; 317 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; P21 ; 320 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; P22 ; 319 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; R1 ; 86 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; R2 ; 85 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; R3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; R4 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; R5 ; 135 ; 2 ; seg_out[29] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; R6 ; 136 ; 2 ; seg_out[30] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; R7 ; 137 ; 2 ; seg_out[18] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; R8 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; R9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; R10 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; R11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; R12 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; R13 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; R14 ; 268 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; R15 ; 269 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; R16 ; 267 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; R17 ; 301 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; R18 ; 309 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; R19 ; 310 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; R20 ; 305 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; R21 ; 316 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; R22 ; 315 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; T1 ; 69 ; 2 ; clk ; input ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; T2 ; 68 ; 2 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; T3 ; 121 ; 2 ; seg_out[31] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; T4 ; 134 ; 2 ; seg_out[17] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; T5 ; 133 ; 2 ; seg_out[20] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; T6 ; ; -- ; VCCA1 ; power ; ; 2.5V ; -- ; ; -- ; -- ;
|
|||
|
; T7 ; 138 ; 2 ; seg_out[19] ; output ; 3.3-V LVTTL ; ; Row I/O ; Y ; no ; Off ;
|
|||
|
; T8 ; 166 ; 3 ; seg_out[16] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; T9 ; 167 ; 3 ; seg_out[22] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; T10 ; 176 ; 3 ; seg_out[9] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; T11 ; 177 ; 3 ; seg_out[11] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; T12 ; 226 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; T13 ; 227 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; T14 ; 240 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; T15 ; 241 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; T16 ; 266 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; T17 ; 277 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; T18 ; 278 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; T19 ; ; 5 ; VCCIO5 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; T20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; T21 ; 343 ; 5 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; T22 ; 342 ; 5 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; U1 ; 92 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; U2 ; 91 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; U3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; U4 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; U5 ; ; ; GNDA1 ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; U6 ; ; ; VCCD_PLL1 ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; U7 ; 145 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; U8 ; 146 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; U9 ; 170 ; 3 ; seg_out[15] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; U10 ; 182 ; 3 ; seg_out[2] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; U11 ; 191 ; 3 ; seg_out[7] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; U12 ; 222 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; U13 ; 233 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; U14 ; 235 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; U15 ; 236 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; U16 ; 262 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; U17 ; 263 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; U18 ; ; -- ; VCCA4 ; power ; ; 2.5V ; -- ; ; -- ; -- ;
|
|||
|
; U19 ; 291 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; U20 ; 290 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; U21 ; 308 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; U22 ; 307 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; V1 ; 98 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; V2 ; 97 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; V3 ; 130 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; V4 ; 129 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; V5 ; 142 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; V6 ; 141 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; V7 ; 157 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; V8 ; 171 ; 3 ; seg_out[13] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; V9 ; 178 ; 3 ; seg_out[1] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; V10 ; 179 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; V11 ; 199 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; V12 ; 213 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; -- ; -- ;
|
|||
|
; V13 ; 228 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; V14 ; 234 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; V15 ; 237 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; V16 ; 261 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; -- ; -- ;
|
|||
|
; V17 ; ; ; VCCD_PLL4 ; power ; ; 1.2V ; -- ; ; -- ; -- ;
|
|||
|
; V18 ; ; ; GNDA4 ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; V19 ; ; 5 ; VCCIO5 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; V20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; V21 ; 304 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; V22 ; 303 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; W1 ; 111 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; W2 ; 110 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; W3 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; W4 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; W5 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; W6 ; 156 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; W7 ; 168 ; 3 ; seg_out[8] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; W8 ; 172 ; 3 ; seg_out[14] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; W9 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; W10 ; 200 ; 3 ; seg_out[3] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; W11 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; W12 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; W13 ; 218 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; W14 ; 229 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; -- ; -- ;
|
|||
|
; W15 ; 239 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; W16 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; W17 ; 257 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; W18 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; W19 ; 285 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; -- ; -- ;
|
|||
|
; W20 ; 280 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; W21 ; 293 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; W22 ; 292 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; Y1 ; 113 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; Y2 ; 112 ; 2 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; Y3 ; 148 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; Y4 ; 147 ; 3 ; seg_out[12] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; Y5 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; Y6 ; 152 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; Y7 ; 169 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; Y8 ; 175 ; 3 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; Y9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; Y10 ; 201 ; 3 ; seg_out[10] ; output ; 3.3-V LVTTL ; ; Column I/O ; Y ; no ; Off ;
|
|||
|
; Y11 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; Y12 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; Y13 ; 219 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; Y14 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; Y15 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; Y16 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; Y17 ; 258 ; 4 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Column I/O ; ; no ; On ;
|
|||
|
; Y18 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; Y19 ; ; 5 ; VCCIO5 ; power ; ; 3.3V ; -- ; ; -- ; -- ;
|
|||
|
; Y20 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ;
|
|||
|
; Y21 ; 289 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
; Y22 ; 288 ; 5 ; RESERVED_INPUT_WITH_WEAK_PULLUP ; ; ; ; Row I/O ; ; no ; On ;
|
|||
|
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
|
|||
|
Note: Pin directions (input, output or bidir) are based on device operating in user mode.
|
|||
|
|
|||
|
|
|||
|
+--------------------------------------+
|
|||
|
; I/O Assignment Warnings ;
|
|||
|
+-------------+------------------------+
|
|||
|
; Pin Name ; Reason ;
|
|||
|
+-------------+------------------------+
|
|||
|
; row1[11] ; Missing drive strength ;
|
|||
|
; row1[10] ; Missing drive strength ;
|
|||
|
; row1[9] ; Missing drive strength ;
|
|||
|
; row1[8] ; Missing drive strength ;
|
|||
|
; row1[7] ; Missing drive strength ;
|
|||
|
; row1[6] ; Missing drive strength ;
|
|||
|
; row1[5] ; Missing drive strength ;
|
|||
|
; row1[4] ; Missing drive strength ;
|
|||
|
; row1[3] ; Missing drive strength ;
|
|||
|
; row1[2] ; Missing drive strength ;
|
|||
|
; row1[1] ; Missing drive strength ;
|
|||
|
; row1[0] ; Missing drive strength ;
|
|||
|
; row2[11] ; Missing drive strength ;
|
|||
|
; row2[10] ; Missing drive strength ;
|
|||
|
; row2[9] ; Missing drive strength ;
|
|||
|
; row2[8] ; Missing drive strength ;
|
|||
|
; row2[7] ; Missing drive strength ;
|
|||
|
; row2[6] ; Missing drive strength ;
|
|||
|
; row2[5] ; Missing drive strength ;
|
|||
|
; row2[4] ; Missing drive strength ;
|
|||
|
; row2[3] ; Missing drive strength ;
|
|||
|
; row2[2] ; Missing drive strength ;
|
|||
|
; row2[1] ; Missing drive strength ;
|
|||
|
; row2[0] ; Missing drive strength ;
|
|||
|
; row3[11] ; Missing drive strength ;
|
|||
|
; row3[10] ; Missing drive strength ;
|
|||
|
; row3[9] ; Missing drive strength ;
|
|||
|
; row3[8] ; Missing drive strength ;
|
|||
|
; row3[7] ; Missing drive strength ;
|
|||
|
; row3[6] ; Missing drive strength ;
|
|||
|
; row3[5] ; Missing drive strength ;
|
|||
|
; row3[4] ; Missing drive strength ;
|
|||
|
; row3[3] ; Missing drive strength ;
|
|||
|
; row3[2] ; Missing drive strength ;
|
|||
|
; row3[1] ; Missing drive strength ;
|
|||
|
; row3[0] ; Missing drive strength ;
|
|||
|
; row4[11] ; Missing drive strength ;
|
|||
|
; row4[10] ; Missing drive strength ;
|
|||
|
; row4[9] ; Missing drive strength ;
|
|||
|
; row4[8] ; Missing drive strength ;
|
|||
|
; row4[7] ; Missing drive strength ;
|
|||
|
; row4[6] ; Missing drive strength ;
|
|||
|
; row4[5] ; Missing drive strength ;
|
|||
|
; row4[4] ; Missing drive strength ;
|
|||
|
; row4[3] ; Missing drive strength ;
|
|||
|
; row4[2] ; Missing drive strength ;
|
|||
|
; row4[1] ; Missing drive strength ;
|
|||
|
; row4[0] ; Missing drive strength ;
|
|||
|
; row5[11] ; Missing drive strength ;
|
|||
|
; row5[10] ; Missing drive strength ;
|
|||
|
; row5[9] ; Missing drive strength ;
|
|||
|
; row5[8] ; Missing drive strength ;
|
|||
|
; row5[7] ; Missing drive strength ;
|
|||
|
; row5[6] ; Missing drive strength ;
|
|||
|
; row5[5] ; Missing drive strength ;
|
|||
|
; row5[4] ; Missing drive strength ;
|
|||
|
; row5[3] ; Missing drive strength ;
|
|||
|
; row5[2] ; Missing drive strength ;
|
|||
|
; row5[1] ; Missing drive strength ;
|
|||
|
; row5[0] ; Missing drive strength ;
|
|||
|
; row6[11] ; Missing drive strength ;
|
|||
|
; row6[10] ; Missing drive strength ;
|
|||
|
; row6[9] ; Missing drive strength ;
|
|||
|
; row6[8] ; Missing drive strength ;
|
|||
|
; row6[7] ; Missing drive strength ;
|
|||
|
; row6[6] ; Missing drive strength ;
|
|||
|
; row6[5] ; Missing drive strength ;
|
|||
|
; row6[4] ; Missing drive strength ;
|
|||
|
; row6[3] ; Missing drive strength ;
|
|||
|
; row6[2] ; Missing drive strength ;
|
|||
|
; row6[1] ; Missing drive strength ;
|
|||
|
; row6[0] ; Missing drive strength ;
|
|||
|
; row7[11] ; Missing drive strength ;
|
|||
|
; row7[10] ; Missing drive strength ;
|
|||
|
; row7[9] ; Missing drive strength ;
|
|||
|
; row7[8] ; Missing drive strength ;
|
|||
|
; row7[7] ; Missing drive strength ;
|
|||
|
; row7[6] ; Missing drive strength ;
|
|||
|
; row7[5] ; Missing drive strength ;
|
|||
|
; row7[4] ; Missing drive strength ;
|
|||
|
; row7[3] ; Missing drive strength ;
|
|||
|
; row7[2] ; Missing drive strength ;
|
|||
|
; row7[1] ; Missing drive strength ;
|
|||
|
; row7[0] ; Missing drive strength ;
|
|||
|
; row8[11] ; Missing drive strength ;
|
|||
|
; row8[10] ; Missing drive strength ;
|
|||
|
; row8[9] ; Missing drive strength ;
|
|||
|
; row8[8] ; Missing drive strength ;
|
|||
|
; row8[7] ; Missing drive strength ;
|
|||
|
; row8[6] ; Missing drive strength ;
|
|||
|
; row8[5] ; Missing drive strength ;
|
|||
|
; row8[4] ; Missing drive strength ;
|
|||
|
; row8[3] ; Missing drive strength ;
|
|||
|
; row8[2] ; Missing drive strength ;
|
|||
|
; row8[1] ; Missing drive strength ;
|
|||
|
; row8[0] ; Missing drive strength ;
|
|||
|
; seg_out[31] ; Missing drive strength ;
|
|||
|
; seg_out[30] ; Missing drive strength ;
|
|||
|
; seg_out[29] ; Missing drive strength ;
|
|||
|
; seg_out[28] ; Missing drive strength ;
|
|||
|
; seg_out[27] ; Missing drive strength ;
|
|||
|
; seg_out[26] ; Missing drive strength ;
|
|||
|
; seg_out[25] ; Missing drive strength ;
|
|||
|
; seg_out[24] ; Missing drive strength ;
|
|||
|
; seg_out[23] ; Missing drive strength ;
|
|||
|
; seg_out[22] ; Missing drive strength ;
|
|||
|
; seg_out[21] ; Missing drive strength ;
|
|||
|
; seg_out[20] ; Missing drive strength ;
|
|||
|
; seg_out[19] ; Missing drive strength ;
|
|||
|
; seg_out[18] ; Missing drive strength ;
|
|||
|
; seg_out[17] ; Missing drive strength ;
|
|||
|
; seg_out[16] ; Missing drive strength ;
|
|||
|
; seg_out[15] ; Missing drive strength ;
|
|||
|
; seg_out[14] ; Missing drive strength ;
|
|||
|
; seg_out[13] ; Missing drive strength ;
|
|||
|
; seg_out[12] ; Missing drive strength ;
|
|||
|
; seg_out[11] ; Missing drive strength ;
|
|||
|
; seg_out[10] ; Missing drive strength ;
|
|||
|
; seg_out[9] ; Missing drive strength ;
|
|||
|
; seg_out[8] ; Missing drive strength ;
|
|||
|
; seg_out[7] ; Missing drive strength ;
|
|||
|
; seg_out[6] ; Missing drive strength ;
|
|||
|
; seg_out[5] ; Missing drive strength ;
|
|||
|
; seg_out[4] ; Missing drive strength ;
|
|||
|
; seg_out[3] ; Missing drive strength ;
|
|||
|
; seg_out[2] ; Missing drive strength ;
|
|||
|
; seg_out[1] ; Missing drive strength ;
|
|||
|
; seg_out[0] ; Missing drive strength ;
|
|||
|
+-------------+------------------------+
|
|||
|
|
|||
|
|
|||
|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; Fitter Resource Utilization by Entity ;
|
|||
|
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
|
|||
|
; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name ; Entity Name ; Library Name ;
|
|||
|
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
|
|||
|
; |GECKO ; 2767 (101) ; 1247 (0) ; 0 (0) ; 65536 ; 8 ; 0 ; 0 ; 0 ; 135 ; 0 ; 1520 (85) ; 266 (0) ; 981 (61) ; |GECKO ; GECKO ; work ;
|
|||
|
; |CPU:inst| ; 2416 (49) ; 1053 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1343 (41) ; 233 (0) ; 840 (9) ; |GECKO|CPU:inst ; CPU ; work ;
|
|||
|
; |ALU:alu_0| ; 505 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 494 (0) ; 0 (0) ; 11 (0) ; |GECKO|CPU:inst|ALU:alu_0 ; ALU ; work ;
|
|||
|
; |add_sub:add_sub_0| ; 76 (76) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 75 (75) ; 0 (0) ; 1 (1) ; |GECKO|CPU:inst|ALU:alu_0|add_sub:add_sub_0 ; add_sub ; work ;
|
|||
|
; |logic_unit:logic_unit_0| ; 2 (2) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 0 (0) ; |GECKO|CPU:inst|ALU:alu_0|logic_unit:logic_unit_0 ; logic_unit ; work ;
|
|||
|
; |multiplexer:multiplexer_0| ; 109 (109) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 105 (105) ; 0 (0) ; 4 (4) ; |GECKO|CPU:inst|ALU:alu_0|multiplexer:multiplexer_0 ; multiplexer ; work ;
|
|||
|
; |shift_unit:shift_unit_0| ; 318 (318) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 312 (312) ; 0 (0) ; 6 (6) ; |GECKO|CPU:inst|ALU:alu_0|shift_unit:shift_unit_0 ; shift_unit ; work ;
|
|||
|
; |IR:IR_0| ; 32 (32) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 8 (8) ; 24 (24) ; |GECKO|CPU:inst|IR:IR_0 ; IR ; work ;
|
|||
|
; |PC:PC_0| ; 57 (57) ; 14 (14) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 37 (37) ; 14 (14) ; 6 (6) ; |GECKO|CPU:inst|PC:PC_0 ; PC ; work ;
|
|||
|
; |controller:controller_0| ; 49 (49) ; 15 (15) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 29 (29) ; 0 (0) ; 20 (20) ; |GECKO|CPU:inst|controller:controller_0 ; controller ; work ;
|
|||
|
; |mux2x32:mux_b| ; 33 (33) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 32 (32) ; 0 (0) ; 1 (1) ; |GECKO|CPU:inst|mux2x32:mux_b ; mux2x32 ; work ;
|
|||
|
; |mux2x32:mux_data| ; 179 (179) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 152 (152) ; 0 (0) ; 27 (27) ; |GECKO|CPU:inst|mux2x32:mux_data ; mux2x32 ; work ;
|
|||
|
; |mux2x5:mux_aw| ; 5 (5) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 (5) ; 0 (0) ; 0 (0) ; |GECKO|CPU:inst|mux2x5:mux_aw ; mux2x5 ; work ;
|
|||
|
; |register_file:register_file_0| ; 1553 (1553) ; 992 (992) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 553 (553) ; 211 (211) ; 789 (789) ; |GECKO|CPU:inst|register_file:register_file_0 ; register_file ; work ;
|
|||
|
; |LEDs:LEDs_0| ; 183 (183) ; 115 (115) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 65 (65) ; 16 (16) ; 102 (102) ; |GECKO|LEDs:LEDs_0 ; LEDs ; work ;
|
|||
|
; |RAM:RAM_0| ; 2 (0) ; 1 (0) ; 0 (0) ; 32768 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (0) ; 0 (0) ; 1 (0) ; |GECKO|RAM:RAM_0 ; RAM ; work ;
|
|||
|
; |ID_S_B88a4C5_7E3415Ff_e:ram_inst| ; 2 (2) ; 1 (1) ; 0 (0) ; 32768 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 1 (1) ; |GECKO|RAM:RAM_0|ID_S_B88a4C5_7E3415Ff_e:ram_inst ; ID_S_B88a4C5_7E3415Ff_e ; work ;
|
|||
|
; |altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0| ; 0 (0) ; 0 (0) ; 0 (0) ; 32768 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |GECKO|RAM:RAM_0|ID_S_B88a4C5_7E3415Ff_e:ram_inst|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0 ; altsyncram ; work ;
|
|||
|
; |altsyncram_vh41:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 32768 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |GECKO|RAM:RAM_0|ID_S_B88a4C5_7E3415Ff_e:ram_inst|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0|altsyncram_vh41:auto_generated ; altsyncram_vh41 ; work ;
|
|||
|
; |ROM:ROM_0| ; 1 (0) ; 1 (0) ; 0 (0) ; 32768 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 1 (0) ; |GECKO|ROM:ROM_0 ; ROM ; work ;
|
|||
|
; |iD_S_b88a693_7e3412F0_e:ROM_inst| ; 1 (1) ; 1 (1) ; 0 (0) ; 32768 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 1 (1) ; |GECKO|ROM:ROM_0|iD_S_b88a693_7e3412F0_e:ROM_inst ; iD_S_b88a693_7e3412F0_e ; work ;
|
|||
|
; |ROM_Block:iD_s_30739CAe_5A20DAf5_E| ; 0 (0) ; 0 (0) ; 0 (0) ; 32768 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |GECKO|ROM:ROM_0|iD_S_b88a693_7e3412F0_e:ROM_inst|ROM_Block:iD_s_30739CAe_5A20DAf5_E ; ROM_Block ; work ;
|
|||
|
; |altsyncram:altsyncram_component| ; 0 (0) ; 0 (0) ; 0 (0) ; 32768 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |GECKO|ROM:ROM_0|iD_S_b88a693_7e3412F0_e:ROM_inst|ROM_Block:iD_s_30739CAe_5A20DAf5_E|altsyncram:altsyncram_component ; altsyncram ; work ;
|
|||
|
; |altsyncram_rna1:auto_generated| ; 0 (0) ; 0 (0) ; 0 (0) ; 32768 ; 4 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 (0) ; 0 (0) ; 0 (0) ; |GECKO|ROM:ROM_0|iD_S_b88a693_7e3412F0_e:ROM_inst|ROM_Block:iD_s_30739CAe_5A20DAf5_E|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated ; altsyncram_rna1 ; work ;
|
|||
|
; |buttons:inst2| ; 13 (13) ; 12 (12) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 12 (12) ; |GECKO|buttons:inst2 ; buttons ; work ;
|
|||
|
; |decoder:decoder_0| ; 10 (10) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 9 (9) ; 0 (0) ; 1 (1) ; |GECKO|decoder:decoder_0 ; decoder ; work ;
|
|||
|
; |randgen:inst3| ; 44 (44) ; 33 (33) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 11 (11) ; 3 (3) ; 30 (30) ; |GECKO|randgen:inst3 ; randgen ; work ;
|
|||
|
; |seven_seg:inst1| ; 37 (37) ; 32 (32) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 5 (5) ; 14 (14) ; 18 (18) ; |GECKO|seven_seg:inst1 ; seven_seg ; work ;
|
|||
|
+-----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
|
|||
|
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.
|
|||
|
|
|||
|
|
|||
|
+-----------------------------------------------------------------------------------------------+
|
|||
|
; Delay Chain Summary ;
|
|||
|
+---------------+----------+---------------+---------------+-----------------------+-----+------+
|
|||
|
; Name ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
|
|||
|
+---------------+----------+---------------+---------------+-----------------------+-----+------+
|
|||
|
; row1[11] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row1[10] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row1[9] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row1[8] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row1[7] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row1[6] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row1[5] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row1[4] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row1[3] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row1[2] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row1[1] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row1[0] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row2[11] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row2[10] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row2[9] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row2[8] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row2[7] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row2[6] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row2[5] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row2[4] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row2[3] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row2[2] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row2[1] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row2[0] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row3[11] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row3[10] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row3[9] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row3[8] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row3[7] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row3[6] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row3[5] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row3[4] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row3[3] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row3[2] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row3[1] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row3[0] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row4[11] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row4[10] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row4[9] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row4[8] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row4[7] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row4[6] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row4[5] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row4[4] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row4[3] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row4[2] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row4[1] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row4[0] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row5[11] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row5[10] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row5[9] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row5[8] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row5[7] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row5[6] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row5[5] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row5[4] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row5[3] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row5[2] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row5[1] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row5[0] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row6[11] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row6[10] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row6[9] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row6[8] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row6[7] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row6[6] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row6[5] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row6[4] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row6[3] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row6[2] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row6[1] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row6[0] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row7[11] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row7[10] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row7[9] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row7[8] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row7[7] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row7[6] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row7[5] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row7[4] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row7[3] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row7[2] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row7[1] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row7[0] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row8[11] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row8[10] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row8[9] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row8[8] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row8[7] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row8[6] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row8[5] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row8[4] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row8[3] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row8[2] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row8[1] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; row8[0] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[31] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[30] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[29] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[28] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[27] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[26] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[25] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[24] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[23] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[22] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[21] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[20] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[19] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[18] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[17] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[16] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[15] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[14] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[13] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[12] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[11] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[10] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[9] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[8] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[7] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[6] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[5] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[4] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[3] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[2] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[1] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; seg_out[0] ; Output ; -- ; -- ; -- ; -- ; -- ;
|
|||
|
; clk ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ;
|
|||
|
; in_buttons[0] ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ;
|
|||
|
; in_buttons[1] ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ;
|
|||
|
; in_buttons[2] ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ;
|
|||
|
; in_buttons[3] ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ;
|
|||
|
; in_buttons[4] ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ;
|
|||
|
; reset_n ; Input ; (0) 0 ps ; -- ; -- ; -- ; -- ;
|
|||
|
+---------------+----------+---------------+---------------+-----------------------+-----+------+
|
|||
|
|
|||
|
|
|||
|
+---------------------------------------------------+
|
|||
|
; Pad To Core Delay Chain Fanout ;
|
|||
|
+---------------------+-------------------+---------+
|
|||
|
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
|
|||
|
+---------------------+-------------------+---------+
|
|||
|
; clk ; ; ;
|
|||
|
; in_buttons[0] ; ; ;
|
|||
|
; in_buttons[1] ; ; ;
|
|||
|
; in_buttons[2] ; ; ;
|
|||
|
; in_buttons[3] ; ; ;
|
|||
|
; in_buttons[4] ; ; ;
|
|||
|
; reset_n ; ; ;
|
|||
|
+---------------------+-------------------+---------+
|
|||
|
|
|||
|
|
|||
|
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; Control Signals ;
|
|||
|
+--------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
|
|||
|
; Name ; Location ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
|
|||
|
+--------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
|
|||
|
; CPU:inst|PC:PC_0|process_0~0 ; LCCOMB_X34_Y20_N18 ; 14 ; Sync. load ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|controller:controller_0|state.FETCH2 ; FF_X26_Y26_N27 ; 34 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|or_pc_en ; LCCOMB_X33_Y20_N26 ; 14 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~10 ; LCCOMB_X41_Y25_N30 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~11 ; LCCOMB_X44_Y25_N30 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~12 ; LCCOMB_X44_Y25_N0 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~13 ; LCCOMB_X44_Y25_N26 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~15 ; LCCOMB_X44_Y22_N12 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~16 ; LCCOMB_X44_Y25_N12 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~17 ; LCCOMB_X43_Y18_N20 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~18 ; LCCOMB_X42_Y18_N14 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~19 ; LCCOMB_X44_Y25_N14 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~2 ; LCCOMB_X44_Y25_N20 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~20 ; LCCOMB_X44_Y25_N24 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~21 ; LCCOMB_X44_Y25_N18 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~22 ; LCCOMB_X44_Y25_N16 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~24 ; LCCOMB_X39_Y26_N8 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~25 ; LCCOMB_X41_Y25_N4 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~26 ; LCCOMB_X41_Y25_N2 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~27 ; LCCOMB_X39_Y26_N22 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~28 ; LCCOMB_X44_Y25_N2 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~29 ; LCCOMB_X44_Y25_N8 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~31 ; LCCOMB_X39_Y26_N18 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~32 ; LCCOMB_X39_Y26_N28 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~33 ; LCCOMB_X44_Y25_N10 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~35 ; LCCOMB_X36_Y26_N0 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~36 ; LCCOMB_X44_Y25_N28 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~37 ; LCCOMB_X36_Y26_N22 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~38 ; LCCOMB_X44_Y25_N6 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~39 ; LCCOMB_X36_Y26_N16 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~40 ; LCCOMB_X39_Y26_N2 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~5 ; LCCOMB_X39_Y26_N14 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~6 ; LCCOMB_X36_Y26_N14 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; CPU:inst|register_file:register_file_0|Decoder0~8 ; LCCOMB_X39_Y26_N6 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; LEDs:LEDs_0|Equal0~0 ; LCCOMB_X26_Y25_N16 ; 8 ; Sync. clear ; no ; -- ; -- ; -- ;
|
|||
|
; LEDs:LEDs_0|LEDs_reg[0]~0 ; LCCOMB_X27_Y25_N26 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; LEDs:LEDs_0|LEDs_reg[32]~1 ; LCCOMB_X27_Y25_N4 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; LEDs:LEDs_0|LEDs_reg[64]~2 ; LCCOMB_X28_Y25_N30 ; 32 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; LEDs:LEDs_0|duty_cycle[7]~0 ; LCCOMB_X25_Y25_N30 ; 8 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; RAM:RAM_0|ID_S_B88a4C5_7E3415Ff_e:ram_inst|process_2~0 ; LCCOMB_X26_Y24_N4 ; 4 ; Write enable ; no ; -- ; -- ; -- ;
|
|||
|
; clk ; PIN_T1 ; 1255 ; Clock ; yes ; Global Clock ; GCLK3 ; -- ;
|
|||
|
; reset_n ; PIN_AB11 ; 221 ; Async. clear ; yes ; Global Clock ; GCLK19 ; -- ;
|
|||
|
; seven_seg:inst1|Equal0~5 ; LCCOMB_X28_Y22_N8 ; 8 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; seven_seg:inst1|Equal1~0 ; LCCOMB_X27_Y22_N2 ; 8 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; seven_seg:inst1|Equal2~1 ; LCCOMB_X23_Y22_N18 ; 8 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
; seven_seg:inst1|Equal3~0 ; LCCOMB_X28_Y22_N16 ; 8 ; Clock enable ; no ; -- ; -- ; -- ;
|
|||
|
+--------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
|
|||
|
|
|||
|
|
|||
|
+-------------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; Global & Other Fast Signals ;
|
|||
|
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
|
|||
|
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
|
|||
|
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
|
|||
|
; clk ; PIN_T1 ; 1255 ; 752 ; Global Clock ; GCLK3 ; -- ;
|
|||
|
; reset_n ; PIN_AB11 ; 221 ; 0 ; Global Clock ; GCLK19 ; -- ;
|
|||
|
+---------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
|
|||
|
|
|||
|
|
|||
|
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; Fitter RAM Summary ;
|
|||
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
|
|||
|
; Name ; Type ; Mode ; Clock Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF ; Location ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
|
|||
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
|
|||
|
; RAM:RAM_0|ID_S_B88a4C5_7E3415Ff_e:ram_inst|altsyncram:Id_S_B889004_7e48Ff67_e_rtl_0|altsyncram_vh41:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Single Clock ; 1024 ; 32 ; -- ; -- ; yes ; no ; -- ; -- ; 32768 ; 1024 ; 32 ; -- ; -- ; 32768 ; 4 ; None ; M9K_X24_Y25_N0, M9K_X24_Y23_N0, M9K_X24_Y24_N0, M9K_X24_Y26_N0 ; Don't care ; New data with NBE Read ; New data with NBE Read ; Off ; No ; No - Unknown ;
|
|||
|
; ROM:ROM_0|iD_S_b88a693_7e3412F0_e:ROM_inst|ROM_Block:iD_s_30739CAe_5A20DAf5_E|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ALTSYNCRAM ; AUTO ; ROM ; Single Clock ; 1024 ; 32 ; -- ; -- ; yes ; no ; -- ; -- ; 32768 ; 1024 ; 32 ; -- ; -- ; 32768 ; 4 ; ../quartus/ROM.hex ; M9K_X24_Y21_N0, M9K_X24_Y22_N0, M9K_X24_Y20_N0, M9K_X24_Y19_N0 ; Don't care ; New data with NBE Read ; New data with NBE Read ; Off ; No ; No - Unknown ;
|
|||
|
+---------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
|
|||
|
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.
|
|||
|
|
|||
|
|
|||
|
RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal)
|
|||
|
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; |GECKO|ROM:ROM_0|iD_S_b88a693_7e3412F0_e:ROM_inst|ROM_Block:iD_s_30739CAe_5A20DAf5_E|altsyncram:altsyncram_component|altsyncram_rna1:auto_generated|ALTSYNCRAM ;
|
|||
|
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; Addr ; +0 ; +1 ; +2 ; +3 ; +4 ; +5 ; +6 ; +7 ;
|
|||
|
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
|
|||
|
;0;(00000110110001111111111100000100) (661777404) (113770244) (6C7FF04) ;(00000000000000000000100000000000) (4000) (2048) (800) ;(00000110110001111111111100000100) (661777404) (113770244) (6C7FF04) ;(00000000000000000000101010000000) (5200) (2688) (A80) ;(00000000000000000011001010000000) (31200) (12928) (3280) ;(00000000000000000010100111000000) (24700) (10688) (29C0) ;(00000000000000000100000001000000) (40100) (16448) (4040) ;(00000000000000000000100100000000) (4400) (2304) (900) ;
|
|||
|
;8;(00000000000000000001000101000000) (10500) (4416) (1140) ;(00000000000000000011010101000000) (32500) (13632) (3540) ;(00000000000010011000100000111010) (2304072) (624698) (9883A) ;(00010000000100011000100000111010) (2004304072) (269584442) (1011883A) ;(00000010010000000000000001000100) (220000104) (37748804) (2400044) ;(00010010010000000000011100011110) (-2074963860) (306186014) (1240071E) ;(00000000000000000011001010000000) (31200) (12928) (3280) ;(00000010100001000000010000010111) (241002027) (42206231) (2840417) ;
|
|||
|
;16;(00000010110000000001100011000100) (260014304) (46143684) (2C018C4) ;(00000001000000000000000001000100) (100000104) (16777284) (1000044) ;(01010010110000000000001000100110) (112517398) (1388315174) (52C00226) ;(01010010100000000000000001000100) (92516456) (1384120388) (52800044) ;(00000010100001000000010000010101) (241002025) (42206229) (2840415) ;(00000010010000000000000010000100) (220000204) (37748868) (2400084) ;(00010010010000000000000100011110) (-2074966860) (306184478) (1240011E) ;(00000000000000000000100000000000) (4000) (2048) (800) ;
|
|||
|
;24;(00000000000000000001101110000000) (15600) (7040) (1B80) ;(00000000000000000000101010000000) (5200) (2688) (A80) ;(00000000000000000010100111000000) (24700) (10688) (29C0) ;(00000000000000000100000001000000) (40100) (16448) (4040) ;(00000000000000000000100100000000) (4400) (2304) (900) ;(00000000000000000100010010000000) (42200) (17536) (4480) ;(00010000001111111110001100011110) (2017761436) (272622366) (103FE31E) ;(00000000001111111110100000000110) (17764006) (4188166) (3FE806) ;
|
|||
|
;32;(00000000000000000000100100000000) (4400) (2304) (900) ;(00000000000000000100010010000000) (42200) (17536) (4480) ;(00010000001111111111110100100110) (2017776446) (272629030) (103FFD26) ;(00000000000000000000000010000000) (200) (128) (80) ;(00000010000000000000000001000100) (200000104) (33554500) (2000044) ;(01000000000100001001010101111010) (-2143371076) (1074828666) (4010957A) ;(00000010010000000000000000000100) (220000004) (37748740) (2400004) ;(01001010010000000000000001000100) (-927483544) (1245708356) (4A400044) ;
|
|||
|
;40;(01001010001111111111111000010110) (-929706622) (1245707798) (4A3FFE16) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000000000010000000000000010101) (2000025) (524309) (80015) ;(00000000000010000000000100010101) (2000425) (524565) (80115) ;(00000000000010000000001000010101) (2001025) (524821) (80215) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000000000100111000100000111010) (4704072) (1280058) (13883A) ;(00000000000101011000100000111010) (5304072) (1411130) (15883A) ;
|
|||
|
;48;(00000000000101111000100000111010) (5704072) (1542202) (17883A) ;(00100010010000000000000100101000) (-74966846) (574619944) (22400128) ;(01001000000000000000001100100110) (-1147482202) (1207960358) (48000326) ;(00100010100000000000001000101000) (-54966246) (578814504) (22800228) ;(01010000000000000000001100100110) (-147482202) (1342178086) (50000326) ;(01010000000000000000010000011110) (-147481612) (1342178334) (5000041E) ;(00000000000111011000100000111010) (7304072) (1935418) (1D883A) ;(00000000000000000000010000000110) (2006) (1030) (406) ;
|
|||
|
;56;(00000011100000000000000100000100) (340000404) (58720516) (3800104) ;(00000000000000000000001000000110) (1006) (518) (206) ;(00000011100000000000001000000100) (340001004) (58720772) (3800204) ;(00000000000000000000000000000110) (6) (6) (06) ;(01110011010010000000000000010111) (-120450917) (1934098455) (73480017) ;(00100011100110011100100000111010) (51376776) (597280826) (2399C83A) ;(01100000000110001001000011111010) (1858626724) (1612222714) (601890FA) ;(01100001010110011000100000111010) (1978820424) (1633257530) (6159883A) ;
|
|||
|
;64;(00000010110000000000000001000100) (260000104) (46137412) (2C00044) ;(01011011000101101001100000111010) (1158030424) (1528207418) (5B16983A) ;(01011011010101101011000000111010) (1178046424) (1532407866) (5B56B03A) ;(01110010110010000000000000010101) (-180450919) (1925709845) (72C80015) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000010010000000000000001000100) (220000104) (37748804) (2400044) ;(00000010100010000000110100010111) (242006427) (42470679) (2880D17) ;(00000000000010000000110100010101) (2006425) (527637) (80D15) ;
|
|||
|
;72;(00000010110001000000000000010111) (261000027) (46399511) (2C40017) ;(00000011000001000000000100010111) (301000427) (50594071) (3040117) ;(01011000000101101001000011111010) (858026724) (1477873914) (581690FA) ;(01011011000110011000100000111010) (1158820424) (1528399930) (5B19883A) ;(01100000000110001001000010111010) (1858626624) (1612222650) (601890BA) ;(01100011110001000000010100010111) (-2081448517) (1673790743) (63C40517) ;(01001010100110100111000000111010) (-901013576) (1251635258) (4A9A703A) ;(00000010110000000000000100000100) (260000404) (46137604) (2C00104) ;
|
|||
|
;80;(01111010110000000000000100100110) (817549502) (2059403558) (7AC00126) ;(01101000000000000001000000011110) (-1442440908) (1744834590) (6800101E) ;(01001000000100101001000001111010) (-1142973476) (1209176186) (4812907A) ;(01001010100110100111000000111010) (-901013576) (1251635258) (4A9A703A) ;(00000010110000000000000011000100) (260000304) (46137540) (2C000C4) ;(01111010110000000000000100100110) (817549502) (2059403558) (7AC00126) ;(01101000000000000000111000011110) (-1442443908) (1744834078) (68000E1E) ;(01001000000100101001000001111010) (-1142973476) (1209176186) (4812907A) ;
|
|||
|
;88;(01001010100110100111000000111010) (-901013576) (1251635258) (4A9A703A) ;(00000010110000000000000010000100) (260000204) (46137476) (2C00084) ;(01111010110000000000000100100110) (817549502) (2059403558) (7AC00126) ;(01101000000000000000110000011110) (-1442444908) (1744833566) (68000C1E) ;(01001000000100101001000001111010) (-1142973476) (1209176186) (4812907A) ;(01001010100110100111000000111010) (-901013576) (1251635258) (4A9A703A) ;(00000010110000000000000001000100) (260000104) (46137412) (2C00044) ;(01111010110000000000000100100110) (817549502) (2059403558) (7AC00126) ;
|
|||
|
;96;(01101000000000000000101000011110) (-1442445908) (1744833054) (68000A1E) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000011100000000000000001000100) (340000104) (58720324) (3800044) ;(01100011100001000000010100010101) (-2101448519) (1669596437) (63840515) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000011100000000000000010000100) (340000204) (58720388) (3800084) ;(01100011100001000000010100010101) (-2101448519) (1669596437) (63840515) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;
|
|||
|
;104;(00000011100000000000000011000100) (340000304) (58720452) (38000C4) ;(01100011100001000000010100010101) (-2101448519) (1669596437) (63840515) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000011100000000000000100000100) (340000404) (58720516) (3800104) ;(01100011100001000000010100010101) (-2101448519) (1669596437) (63840515) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000010000001000000000000010111) (201000027) (33816599) (2040017) ;(00000010010001000000000100010111) (221000427) (38011159) (2440117) ;
|
|||
|
;112;(01000000000101001001000011111010) (-2142373276) (1075089658) (401490FA) ;(01010010010101011000100000111010) (77820424) (1381337146) (5255883A) ;(01010000000101001001000010111010) (-142373376) (1343525050) (501490BA) ;(01010011010001000000010100010111) (173518779) (1396966679) (53440517) ;(00000011100000000000000001000100) (340000104) (58720324) (3800044) ;(01101011100000000000001000011110) (-1102449908) (1803551262) (6B80021E) ;(01000010001111111111111111000100) (-1929705944) (1111490500) (423FFFC4) ;(00000000000000000000110100000110) (6406) (3334) (D06) ;
|
|||
|
;120;(00000011100000000000000010000100) (340000204) (58720388) (3800084) ;(01101011100000000000001000011110) (-1102449908) (1803551262) (6B80021E) ;(01001010011111111111111111000100) (-909705944) (1249902532) (4A7FFFC4) ;(00000000000000000000100100000110) (4406) (2310) (906) ;(00000011100000000000000011000100) (340000304) (58720452) (38000C4) ;(01101011100000000000001000011110) (-1102449908) (1803551262) (6B80021E) ;(01001010010000000000000001000100) (-927483544) (1245708356) (4A400044) ;(00000000000000000000010100000110) (2406) (1286) (506) ;
|
|||
|
;128;(00000011100000000000000100000100) (340000404) (58720516) (3800104) ;(01101011100000000000001000011110) (-1102449908) (1803551262) (6B80021E) ;(01000010000000000000000001000100) (-1947483544) (1107296324) (42000044) ;(00000000000000000000000100000110) (406) (262) (106) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(01000000000101001001000011111010) (-2142373276) (1075089658) (401490FA) ;(01010010010101011000100000111010) (77820424) (1381337146) (5255883A) ;(01010000000101001001000010111010) (-142373376) (1343525050) (501490BA) ;
|
|||
|
;136;(01010011010001000000010100010101) (173518777) (1396966677) (53440515) ;(00000010000001000000000000010101) (201000025) (33816597) (2040015) ;(00000010010001000000000100010101) (221000425) (38011157) (2440115) ;(00100000000000000000000100100110) (-294966850) (536871206) (20000126) ;(00000000000000000001100100000110) (14406) (6406) (1906) ;(00000010110001000000001000010111) (261001027) (46400023) (2C40217) ;(00000011000001000000001100010111) (301001427) (50594583) (3040317) ;(01011000000101001001000011111010) (857626724) (1477742842) (581490FA) ;
|
|||
|
;144;(01010011000101011000100000111010) (157820424) (1393920058) (5315883A) ;(01010000000101001001000010111010) (-142373376) (1343525050) (501490BA) ;(01010011010001000000010100010111) (173518779) (1396966679) (53440517) ;(00000011100000000000000001000100) (340000104) (58720324) (3800044) ;(01101011100000000000001000011110) (-1102449908) (1803551262) (6B80021E) ;(01011010111111111111111111000100) (1130294056) (1526726596) (5AFFFFC4) ;(00000000000000000000110000000110) (6006) (3078) (C06) ;(00000011100000000000000010000100) (340000204) (58720388) (3800084) ;
|
|||
|
;152;(01101011100000000000001000011110) (-1102449908) (1803551262) (6B80021E) ;(01100011001111111111111111000100) (-2124673240) (1665138628) (633FFFC4) ;(00000000000000000000100000000110) (4006) (2054) (806) ;(00000011100000000000000011000100) (340000304) (58720452) (38000C4) ;(01101011100000000000001000011110) (-1102449908) (1803551262) (6B80021E) ;(01100011000000000000000001000100) (-2142450840) (1660944452) (63000044) ;(00000000000000000000010000000110) (2006) (1030) (406) ;(00000011100000000000000100000100) (340000404) (58720516) (3800104) ;
|
|||
|
;160;(01101011100000000000001000011110) (-1102449908) (1803551262) (6B80021E) ;(01011010110000000000000001000100) (1112516456) (1522532420) (5AC00044) ;(00000000000000000000000000000110) (6) (6) (06) ;(01010000000001000000010100010101) (-146481223) (1342440725) (50040515) ;(00000010110001000000001000010101) (261001025) (46400021) (2C40215) ;(00000011000001000000001100010101) (301001425) (50594581) (3040315) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(11011111110000000000000000010101) (277189543) (-541065195) (-20-3-15-15-15-14-11) ;
|
|||
|
;168;(11011110111111111111111100000100) (194966922) (-553648380) (-2-10000-15-12) ;(00000010000001000000010100000100) (201002404) (33817860) (2040504) ;(00000000000100111000100000111010) (4704072) (1280058) (13883A) ;(00000000000101011000100000111010) (5304072) (1411130) (15883A) ;(00000011000000000000001000000100) (300001004) (50332164) (3000204) ;(00000011010000000000001100000100) (320001404) (54526724) (3400304) ;(01000010110000000000000000010111) (-1887483621) (1119879191) (42C00017) ;(01011000000000000001000100100110) (852526798) (1476399398) (58001126) ;
|
|||
|
;176;(01010000000010011000100000111010) (-145179576) (1342801978) (5009883A) ;(01001000000010111000100000111010) (-1144779576) (1208715322) (480B883A) ;(11011010000000000000000000010101) (-282810457) (-637534187) (-2-5-15-15-15-15-14-11) ;(11011110111111111111111100000100) (194966922) (-553648380) (-2-10000-15-12) ;(11011010010000000000000000010101) (-262810457) (-633339883) (-2-5-11-15-15-15-14-11) ;(11011110111111111111111100000100) (194966922) (-553648380) (-2-10000-15-12) ;(11011010100000000000000000010101) (-242810457) (-629145579) (-2-5-7-15-15-15-14-11) ;(11011110111111111111111100000100) (194966922) (-553648380) (-2-10000-15-12) ;
|
|||
|
;184;(00000000000000000000101110000000) (5600) (2944) (B80) ;(11011010100000000000000100010111) (-242810055) (-629145321) (-2-5-7-15-15-14-14-9) ;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12) ;(11011010010000000000000100010111) (-262810055) (-633339625) (-2-5-11-15-15-14-14-9) ;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12) ;(11011010000000000000000100010111) (-282810055) (-637533929) (-2-5-15-15-15-14-14-9) ;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12) ;(00000011000000000000001000000100) (300001004) (50332164) (3000204) ;
|
|||
|
;192;(00000011010000000000001100000100) (320001404) (54526724) (3400304) ;(01001010010000000000000001000100) (-927483544) (1245708356) (4A400044) ;(01000010000000000000000100000100) (-1947483244) (1107296516) (42000104) ;(01001011001111111110101000010110) (-829718622) (1262479894) (4B3FEA16) ;(01010010100000000000000001000100) (92516456) (1384120388) (52800044) ;(00000000000100111000100000111010) (4704072) (1280058) (13883A) ;(01010011011111111110011100010110) (190279778) (1400891158) (537FE716) ;(11011111110000000000000100010111) (277189945) (-541064937) (-20-3-15-15-14-14-9) ;
|
|||
|
;200;(11011110110000000000000100000100) (177189922) (-557842172) (-2-1-3-15-15-14-15-12) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000010010000000011111111000100) (220037704) (37765060) (2403FC4) ;(00000010100000000110000000000100) (240060004) (41967620) (2806004) ;(00000011000000000000000101000100) (300000504) (50331972) (3000144) ;(00000010000010000000010000010111) (202002027) (34079767) (2080417) ;(01000010010100000111000000111010) (-1923413576) (1112567866) (4250703A) ;(01000000000100001001000010111010) (-2143373376) (1074827450) (401090BA) ;
|
|||
|
;208;(01000010101111111111110000001110) (-1889707632) (1119878158) (42BFFC0E) ;(01000010110001000000010100010111) (-1886481221) (1120142615) (42C40517) ;(01011000001111111111101000011110) (870291388) (1480587806) (583FFA1E) ;(01000011000001000000010100010101) (-1846481223) (1124336917) (43040515) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000010000001000000000000010111) (201000027) (33816599) (2040017) ;(00000010010001000000000100010111) (221000427) (38011159) (2440117) ;(01000000000101001001000011111010) (-2142373276) (1075089658) (401490FA) ;
|
|||
|
;216;(01010010010101011000100000111010) (77820424) (1381337146) (5255883A) ;(01010000000101001001000010111010) (-142373376) (1343525050) (501490BA) ;(01010010110001000000010100010111) (113518779) (1388578071) (52C40517) ;(00000011110000000000000001000100) (360000104) (62914628) (3C00044) ;(01011011110000000000001000011110) (1212517388) (1539310110) (5BC0021E) ;(01000010001111111111111111000100) (-1929705944) (1111490500) (423FFFC4) ;(00000000000000000000110100000110) (6406) (3334) (D06) ;(00000011110000000000000010000100) (360000204) (62914692) (3C00084) ;
|
|||
|
;224;(01011011110000000000001000011110) (1212517388) (1539310110) (5BC0021E) ;(01001010011111111111111111000100) (-909705944) (1249902532) (4A7FFFC4) ;(00000000000000000000100100000110) (4406) (2310) (906) ;(00000011110000000000000011000100) (360000304) (62914756) (3C000C4) ;(01011011110000000000001000011110) (1212517388) (1539310110) (5BC0021E) ;(01001010010000000000000001000100) (-927483544) (1245708356) (4A400044) ;(00000000000000000000010100000110) (2406) (1286) (506) ;(00000011110000000000000100000100) (360000404) (62914820) (3C00104) ;
|
|||
|
;232;(01011011110000000000001100011110) (1212517788) (1539310366) (5BC0031E) ;(01000010000000000000000001000100) (-1947483544) (1107296324) (42000044) ;(00000000000000000000000100000110) (406) (262) (106) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(01000011100000000000001100101000) (-1807482198) (1132462888) (43800328) ;(01110000000000000000111100011110) (-442443508) (1879052062) (70000F1E) ;(01001011100000000000001000101000) (-807482598) (1266680360) (4B800228) ;(01110000000000000000110100011110) (-442444508) (1879051550) (70000D1E) ;
|
|||
|
;240;(01000000000101001001000011111010) (-2142373276) (1075089658) (401490FA) ;(01010010010101011000100000111010) (77820424) (1381337146) (5255883A) ;(01010000000101001001000010111010) (-142373376) (1343525050) (501490BA) ;(01010010110001000000010100010111) (113518779) (1388578071) (52C40517) ;(00000011000000000000000101000100) (300000504) (50331972) (3000144) ;(01011011000001010000000000111010) (1153716424) (1527054394) (5B05003A) ;(01011011000000000000001000010110) (1152517378) (1526727190) (5B000216) ;(00000000100000000000000001000100) (40000104) (8388676) (800044) ;
|
|||
|
;248;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(01011000000110101100000000111010) (859056424) (1478148154) (581AC03A) ;(00000000100000000000000010000100) (40000204) (8388740) (800084) ;(01101000000000000000001100100110) (-1442449498) (1744831270) (68000326) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000000100000000000000010000100) (40000204) (8388740) (800084) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000000000001011000100000111010) (1304072) (362554) (5883A) ;
|
|||
|
;256;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000010010001000000010000010111) (221002027) (38011927) (2440417) ;(00000000000101011000100000111010) (5304072) (1411130) (15883A) ;(00000010110000000000001010000100) (260001204) (46137988) (2C00284) ;(01001010110000000000001100010110) (-887482222) (1254097686) (4AC00316) ;(01001010110100111100100000111010) (-882739576) (1255393338) (4AD3C83A) ;(01010010100000000000000001000100) (92516456) (1384120388) (52800044) ;(00000000001111111111110000000110) (17776006) (4193286) (3FFC06) ;
|
|||
|
;264;(00000011100000010010011100010111) (340223427) (58795799) (3812717) ;(00000011100001000110011000010101) (341063025) (59008533) (3846615) ;(00000011100001000110011100010101) (341063425) (59008789) (3846715) ;(01010000000101001001000010111010) (-142373376) (1343525050) (501490BA) ;(01010011100000010010011100010111) (192739779) (1400973079) (53812717) ;(00000011100001000110100000010101) (341064025) (59009045) (3846815) ;(01001000000100101001000010111010) (-1142973376) (1209176250) (481290BA) ;(01001011100000010010011100010111) (-807260221) (1266755351) (4B812717) ;
|
|||
|
;272;(00000011100001000110100100010101) (341064425) (59009301) (3846915) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000011010010000000110100010111) (322006427) (55053591) (3480D17) ;(00000011110000000000010000000100) (360002004) (62915588) (3C00404) ;(01101011110111000111000000111010) (-1075380872) (1809608762) (6BDC703A) ;(01110000000000000000111100100110) (-442443498) (1879052070) (70000F26) ;(00000000000010000000110100010101) (2006425) (527637) (80D15) ;(00000000000001000000000100010101) (1000425) (262421) (40115) ;
|
|||
|
;280;(00000000000001000000000000010101) (1000025) (262165) (40015) ;(00000000000001000000001100010101) (1001425) (262933) (40315) ;(00000000000001000000001000010101) (1001025) (262677) (40215) ;(00000000000001000000010000010101) (1002025) (263189) (40415) ;(00000000000101011000100000111010) (5304072) (1411130) (15883A) ;(00000010110000000110000000000100) (260060004) (46161924) (2C06004) ;(01010000000001000000010100010101) (-146481223) (1342440725) (50040515) ;(01010010100000000000000100000100) (92516756) (1384120580) (52800104) ;
|
|||
|
;288;(01010010111111111111110100010110) (130292778) (1392508182) (52FFFD16) ;(00000011000000000000000100000100) (300000404) (50331908) (3000104) ;(00000011000001000000010100010101) (301002425) (50595093) (3040515) ;(00000000100000000000000001000100) (40000104) (8388676) (800044) ;(00000000000000000000000100000110) (406) (262) (106) ;(00000000100000000000000000000100) (40000004) (8388612) (800004) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000000000000000000000011111100) (374) (252) (FC) ;
|
|||
|
;296;(00000000000000000000000001100000) (140) (96) (60) ;(00000000000000000000000011011010) (332) (218) (DA) ;(00000000000000000000000011110010) (362) (242) (F2) ;(00000000000000000000000001100110) (146) (102) (66) ;(00000000000000000000000010110110) (266) (182) (B6) ;(00000000000000000000000010111110) (276) (190) (BE) ;(00000000000000000000000011100000) (340) (224) (E0) ;(00000000000000000000000011111110) (376) (254) (FE) ;
|
|||
|
;304;(00000000000000000000000011110110) (366) (246) (F6) ;(00000011110000000000000100000100) (360000404) (62914820) (3C00104) ;(01011011110000000000001100011110) (1212517788) (1539310366) (5BC0031E) ;(01000010000000000000000001000100) (-1947483544) (1107296324) (42000044) ;(00000000000000000000000100000110) (406) (262) (106) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(01000011100000000000001100101000) (-1807482198) (1132462888) (43800328) ;(01110000000000000000111100011110) (-442443508) (1879052062) (70000F1E) ;
|
|||
|
;312;(01001011100000000000001000101000) (-807482598) (1266680360) (4B800228) ;(01110000000000000000110100011110) (-442444508) (1879051550) (70000D1E) ;(01000000000101001001000011111010) (-2142373276) (1075089658) (401490FA) ;(01010010010101011000100000111010) (77820424) (1381337146) (5255883A) ;(01010000000101001001000010111010) (-142373376) (1343525050) (501490BA) ;(01010010110001000000010100010111) (113518779) (1388578071) (52C40517) ;(00000011000000000000000101000100) (300000504) (50331972) (3000144) ;(01011011000001010000000000111010) (1153716424) (1527054394) (5B05003A) ;
|
|||
|
;320;(01011011000000000000001000010110) (1152517378) (1526727190) (5B000216) ;(00000000100000000000000001000100) (40000104) (8388676) (800044) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(01011000000110101100000000111010) (859056424) (1478148154) (581AC03A) ;(00000000100000000000000010000100) (40000204) (8388740) (800084) ;(01101000000000000000001100100110) (-1442449498) (1744831270) (68000326) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000000100000000000000010000100) (40000204) (8388740) (800084) ;
|
|||
|
;328;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000000000001011000100000111010) (1304072) (362554) (5883A) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000010010001000000010000010111) (221002027) (38011927) (2440417) ;(00000000000101011000100000111010) (5304072) (1411130) (15883A) ;(00000010110000000000001010000100) (260001204) (46137988) (2C00284) ;(01001010110000000000001100010110) (-887482222) (1254097686) (4AC00316) ;(01001010110100111100100000111010) (-882739576) (1255393338) (4AD3C83A) ;
|
|||
|
;336;(01010010100000000000000001000100) (92516456) (1384120388) (52800044) ;(00000000001111111111110000000110) (17776006) (4193286) (3FFC06) ;(00000011100000010110111000010111) (340267027) (58813975) (3816E17) ;(01010000000101001001000010111010) (-142373376) (1343525050) (501490BA) ;(01010011100000010110111000010111) (192783379) (1400991255) (53816E17) ;(01001000000100101001000010111010) (-1142973376) (1209176250) (481290BA) ;(01001011100000010110111000010111) (-807216621) (1266773527) (4B816E17) ;(00000011100001000110100100010101) (341064425) (59009301) (3846915) ;
|
|||
|
;344;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000011010010000000110100010111) (322006427) (55053591) (3480D17) ;(00000011110000000000010000000100) (360002004) (62915588) (3C00404) ;(01101011110111000111000000111010) (-1075380872) (1809608762) (6BDC703A) ;(01110000000000000000111100100110) (-442443498) (1879052070) (70000F26) ;(00000000000010000000110100010101) (2006425) (527637) (80D15) ;(00000000000001000000000100010101) (1000425) (262421) (40115) ;(00000000000001000000000000010101) (1000025) (262165) (40015) ;
|
|||
|
;352;(00000000000001000000001100010101) (1001425) (262933) (40315) ;(00000000000001000000001000010101) (1001025) (262677) (40215) ;(00000000000001000000010000010101) (1002025) (263189) (40415) ;(00000000000101011000100000111010) (5304072) (1411130) (15883A) ;(00000010110000000110000000000100) (260060004) (46161924) (2C06004) ;(01010000000001000000010100010101) (-146481223) (1342440725) (50040515) ;(01010010100000000000000100000100) (92516756) (1384120580) (52800104) ;(01010010111111111111110100010110) (130292778) (1392508182) (52FFFD16) ;
|
|||
|
;360;(00000011000000000000000100000100) (300000404) (50331908) (3000104) ;(00000011000001000000010100010101) (301002425) (50595093) (3040515) ;(00000000100000000000000001000100) (40000104) (8388676) (800044) ;(00000000000000000000000100000110) (406) (262) (106) ;(00000000100000000000000000000100) (40000004) (8388612) (800004) ;(11111000000000000010100000111010) (-777753706) (-134207430) (-7-15-15-13-7-12-6) ;(00000000000000000000000011111100) (374) (252) (FC) ;(00000000000000000000000001100000) (140) (96) (60) ;
|
|||
|
;368;(00000000000000000000000011011010) (332) (218) (DA) ;(00000000000000000000000011110010) (362) (242) (F2) ;(00000000000000000000000001100110) (146) (102) (66) ;(00000000000000000000000010110110) (266) (182) (B6) ;(00000000000000000000000010111110) (276) (190) (BE) ;(00000000000000000000000011100000) (340) (224) (E0) ;(00000000000000000000000011111110) (376) (254) (FE) ;(00000000000000000000000011110110) (366) (246) (F6) ;
|
|||
|
;376;(00000000000000000000000011100000) (340) (224) (E0) ;(00000000000000000000000011111110) (376) (254) (FE) ;(00000000000000000000000011110110) (366) (246) (F6) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;384;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;392;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;400;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;408;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;416;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;424;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;432;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;440;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;448;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;456;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;464;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;472;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;480;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;488;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;496;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;504;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;512;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;520;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;528;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;536;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;544;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;552;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;560;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;568;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;576;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;584;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;592;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;600;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;608;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;616;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;624;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;632;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;640;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;648;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;656;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;664;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;672;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;680;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;688;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;696;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;704;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;712;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;720;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;728;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;736;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;744;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;752;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;760;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;768;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;776;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;784;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;792;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;800;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;808;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;816;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;824;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;832;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;840;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;848;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;856;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;864;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;872;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;880;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;888;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;896;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;904;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;912;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;920;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;928;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;936;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;944;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;952;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;960;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;968;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;976;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;984;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;992;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;1000;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;1008;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
;1016;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;(00000000000000000000000000000000) (0) (0) (00) ;
|
|||
|
|
|||
|
|
|||
|
+-------------------------------------------------+
|
|||
|
; Routing Usage Summary ;
|
|||
|
+-----------------------+-------------------------+
|
|||
|
; Routing Resource Type ; Usage ;
|
|||
|
+-----------------------+-------------------------+
|
|||
|
; Block interconnects ; 5,606 / 116,715 ( 5 % ) ;
|
|||
|
; C16 interconnects ; 208 / 3,886 ( 5 % ) ;
|
|||
|
; C4 interconnects ; 4,027 / 73,752 ( 5 % ) ;
|
|||
|
; Direct links ; 434 / 116,715 ( < 1 % ) ;
|
|||
|
; Global clocks ; 2 / 20 ( 10 % ) ;
|
|||
|
; Local interconnects ; 1,477 / 39,600 ( 4 % ) ;
|
|||
|
; R24 interconnects ; 287 / 3,777 ( 8 % ) ;
|
|||
|
; R4 interconnects ; 5,055 / 99,858 ( 5 % ) ;
|
|||
|
+-----------------------+-------------------------+
|
|||
|
|
|||
|
|
|||
|
+-----------------------------------------------------------------------------+
|
|||
|
; LAB Logic Elements ;
|
|||
|
+---------------------------------------------+-------------------------------+
|
|||
|
; Number of Logic Elements (Average = 13.37) ; Number of LABs (Total = 207) ;
|
|||
|
+---------------------------------------------+-------------------------------+
|
|||
|
; 1 ; 11 ;
|
|||
|
; 2 ; 8 ;
|
|||
|
; 3 ; 4 ;
|
|||
|
; 4 ; 4 ;
|
|||
|
; 5 ; 3 ;
|
|||
|
; 6 ; 1 ;
|
|||
|
; 7 ; 1 ;
|
|||
|
; 8 ; 3 ;
|
|||
|
; 9 ; 2 ;
|
|||
|
; 10 ; 0 ;
|
|||
|
; 11 ; 5 ;
|
|||
|
; 12 ; 3 ;
|
|||
|
; 13 ; 6 ;
|
|||
|
; 14 ; 7 ;
|
|||
|
; 15 ; 9 ;
|
|||
|
; 16 ; 140 ;
|
|||
|
+---------------------------------------------+-------------------------------+
|
|||
|
|
|||
|
|
|||
|
+--------------------------------------------------------------------+
|
|||
|
; LAB-wide Signals ;
|
|||
|
+------------------------------------+-------------------------------+
|
|||
|
; LAB-wide Signals (Average = 1.75) ; Number of LABs (Total = 207) ;
|
|||
|
+------------------------------------+-------------------------------+
|
|||
|
; 1 Async. clear ; 44 ;
|
|||
|
; 1 Clock ; 166 ;
|
|||
|
; 1 Clock enable ; 38 ;
|
|||
|
; 1 Sync. load ; 2 ;
|
|||
|
; 2 Clock enables ; 113 ;
|
|||
|
+------------------------------------+-------------------------------+
|
|||
|
|
|||
|
|
|||
|
+------------------------------------------------------------------------------+
|
|||
|
; LAB Signals Sourced ;
|
|||
|
+----------------------------------------------+-------------------------------+
|
|||
|
; Number of Signals Sourced (Average = 19.34) ; Number of LABs (Total = 207) ;
|
|||
|
+----------------------------------------------+-------------------------------+
|
|||
|
; 0 ; 0 ;
|
|||
|
; 1 ; 9 ;
|
|||
|
; 2 ; 7 ;
|
|||
|
; 3 ; 5 ;
|
|||
|
; 4 ; 3 ;
|
|||
|
; 5 ; 0 ;
|
|||
|
; 6 ; 5 ;
|
|||
|
; 7 ; 0 ;
|
|||
|
; 8 ; 1 ;
|
|||
|
; 9 ; 2 ;
|
|||
|
; 10 ; 1 ;
|
|||
|
; 11 ; 0 ;
|
|||
|
; 12 ; 6 ;
|
|||
|
; 13 ; 3 ;
|
|||
|
; 14 ; 4 ;
|
|||
|
; 15 ; 4 ;
|
|||
|
; 16 ; 22 ;
|
|||
|
; 17 ; 11 ;
|
|||
|
; 18 ; 12 ;
|
|||
|
; 19 ; 10 ;
|
|||
|
; 20 ; 8 ;
|
|||
|
; 21 ; 9 ;
|
|||
|
; 22 ; 5 ;
|
|||
|
; 23 ; 3 ;
|
|||
|
; 24 ; 8 ;
|
|||
|
; 25 ; 11 ;
|
|||
|
; 26 ; 8 ;
|
|||
|
; 27 ; 6 ;
|
|||
|
; 28 ; 4 ;
|
|||
|
; 29 ; 5 ;
|
|||
|
; 30 ; 10 ;
|
|||
|
; 31 ; 7 ;
|
|||
|
; 32 ; 18 ;
|
|||
|
+----------------------------------------------+-------------------------------+
|
|||
|
|
|||
|
|
|||
|
+----------------------------------------------------------------------------------+
|
|||
|
; LAB Signals Sourced Out ;
|
|||
|
+--------------------------------------------------+-------------------------------+
|
|||
|
; Number of Signals Sourced Out (Average = 12.78) ; Number of LABs (Total = 207) ;
|
|||
|
+--------------------------------------------------+-------------------------------+
|
|||
|
; 0 ; 0 ;
|
|||
|
; 1 ; 11 ;
|
|||
|
; 2 ; 9 ;
|
|||
|
; 3 ; 4 ;
|
|||
|
; 4 ; 5 ;
|
|||
|
; 5 ; 7 ;
|
|||
|
; 6 ; 6 ;
|
|||
|
; 7 ; 11 ;
|
|||
|
; 8 ; 7 ;
|
|||
|
; 9 ; 12 ;
|
|||
|
; 10 ; 17 ;
|
|||
|
; 11 ; 12 ;
|
|||
|
; 12 ; 10 ;
|
|||
|
; 13 ; 11 ;
|
|||
|
; 14 ; 12 ;
|
|||
|
; 15 ; 8 ;
|
|||
|
; 16 ; 7 ;
|
|||
|
; 17 ; 4 ;
|
|||
|
; 18 ; 6 ;
|
|||
|
; 19 ; 5 ;
|
|||
|
; 20 ; 3 ;
|
|||
|
; 21 ; 5 ;
|
|||
|
; 22 ; 5 ;
|
|||
|
; 23 ; 2 ;
|
|||
|
; 24 ; 14 ;
|
|||
|
; 25 ; 4 ;
|
|||
|
; 26 ; 2 ;
|
|||
|
; 27 ; 4 ;
|
|||
|
; 28 ; 1 ;
|
|||
|
; 29 ; 1 ;
|
|||
|
; 30 ; 1 ;
|
|||
|
; 31 ; 0 ;
|
|||
|
; 32 ; 1 ;
|
|||
|
+--------------------------------------------------+-------------------------------+
|
|||
|
|
|||
|
|
|||
|
+------------------------------------------------------------------------------+
|
|||
|
; LAB Distinct Inputs ;
|
|||
|
+----------------------------------------------+-------------------------------+
|
|||
|
; Number of Distinct Inputs (Average = 24.80) ; Number of LABs (Total = 207) ;
|
|||
|
+----------------------------------------------+-------------------------------+
|
|||
|
; 0 ; 0 ;
|
|||
|
; 1 ; 0 ;
|
|||
|
; 2 ; 9 ;
|
|||
|
; 3 ; 5 ;
|
|||
|
; 4 ; 1 ;
|
|||
|
; 5 ; 1 ;
|
|||
|
; 6 ; 4 ;
|
|||
|
; 7 ; 0 ;
|
|||
|
; 8 ; 2 ;
|
|||
|
; 9 ; 3 ;
|
|||
|
; 10 ; 3 ;
|
|||
|
; 11 ; 3 ;
|
|||
|
; 12 ; 0 ;
|
|||
|
; 13 ; 4 ;
|
|||
|
; 14 ; 4 ;
|
|||
|
; 15 ; 1 ;
|
|||
|
; 16 ; 4 ;
|
|||
|
; 17 ; 4 ;
|
|||
|
; 18 ; 4 ;
|
|||
|
; 19 ; 3 ;
|
|||
|
; 20 ; 6 ;
|
|||
|
; 21 ; 4 ;
|
|||
|
; 22 ; 2 ;
|
|||
|
; 23 ; 5 ;
|
|||
|
; 24 ; 5 ;
|
|||
|
; 25 ; 4 ;
|
|||
|
; 26 ; 8 ;
|
|||
|
; 27 ; 7 ;
|
|||
|
; 28 ; 6 ;
|
|||
|
; 29 ; 19 ;
|
|||
|
; 30 ; 11 ;
|
|||
|
; 31 ; 9 ;
|
|||
|
; 32 ; 15 ;
|
|||
|
; 33 ; 8 ;
|
|||
|
; 34 ; 13 ;
|
|||
|
; 35 ; 9 ;
|
|||
|
; 36 ; 9 ;
|
|||
|
; 37 ; 11 ;
|
|||
|
; 38 ; 1 ;
|
|||
|
+----------------------------------------------+-------------------------------+
|
|||
|
|
|||
|
|
|||
|
+------------------------------------------+
|
|||
|
; I/O Rules Summary ;
|
|||
|
+----------------------------------+-------+
|
|||
|
; I/O Rules Statistic ; Total ;
|
|||
|
+----------------------------------+-------+
|
|||
|
; Total I/O Rules ; 30 ;
|
|||
|
; Number of I/O Rules Passed ; 9 ;
|
|||
|
; Number of I/O Rules Failed ; 0 ;
|
|||
|
; Number of I/O Rules Unchecked ; 0 ;
|
|||
|
; Number of I/O Rules Inapplicable ; 21 ;
|
|||
|
+----------------------------------+-------+
|
|||
|
|
|||
|
|
|||
|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; I/O Rules Details ;
|
|||
|
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
|
|||
|
; Status ; ID ; Category ; Rule Description ; Severity ; Information ; Area ; Extra Information ;
|
|||
|
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
|
|||
|
; Pass ; IO_000001 ; Capacity Checks ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000002 ; Capacity Checks ; Number of clocks in an I/O bank should not exceed the number of clocks available. ; Critical ; No Global Signal assignments found. ; I/O ; ;
|
|||
|
; Pass ; IO_000003 ; Capacity Checks ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks ; The I/O bank should support the requested VCCIO. ; Critical ; No IOBANK_VCCIO assignments found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks ; The I/O bank should not have competing VREF values. ; Critical ; No VREF I/O Standard assignments found. ; I/O ; ;
|
|||
|
; Pass ; IO_000006 ; Voltage Compatibility Checks ; The I/O bank should not have competing VCCIO values. ; Critical ; 0 such failures found. ; I/O ; ;
|
|||
|
; Pass ; IO_000007 ; Valid Location Checks ; Checks for unavailable locations. ; Critical ; 0 such failures found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000008 ; Valid Location Checks ; Checks for reserved locations. ; Critical ; No reserved LogicLock region found. ; I/O ; ;
|
|||
|
; Pass ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard. ; Critical ; 0 such failures found. ; I/O ; ;
|
|||
|
; Pass ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction. ; Critical ; 0 such failures found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength. ; Critical ; No Current Strength assignments found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value. ; Critical ; No Termination assignments found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value. ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value. ; Critical ; No Weak Pull-Up Resistor assignments found. ; I/O ; ;
|
|||
|
; Pass ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode. ; Critical ; 0 such failures found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength. ; Critical ; No Current Strength assignments found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value. ; Critical ; No Termination assignments found. ; I/O ; ;
|
|||
|
; Pass ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode. ; Critical ; 0 such failures found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value. ; Critical ; No Weak Pull-Up Resistor assignments found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value. ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value. ; Critical ; No open drain assignments found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value. ; Critical ; No Termination assignments found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time. ; Critical ; No Current Strength or Termination assignments found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time. ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value. ; Critical ; No Slew Rate assignments found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value. ; Critical ; No Slew Rate assignments found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time. ; Critical ; No Slew Rate assignments found. ; I/O ; ;
|
|||
|
; Pass ; IO_000033 ; Electromigration Checks ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000034 ; SI Related Distance Checks ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O. ; High ; No Differential I/O Standard assignments found. ; I/O ; ;
|
|||
|
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks ; No more than 20 outputs are allowed in a VREF group when VREF is being read from. ; High ; No VREF I/O Standard assignments found. ; I/O ; ;
|
|||
|
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
|
|||
|
|
|||
|
|
|||
|
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|
|||
|
; I/O Rules Matrix ;
|
|||
|
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
|
|||
|
; Pin/Rules ; IO_000001 ; IO_000002 ; IO_000003 ; IO_000004 ; IO_000005 ; IO_000006 ; IO_000007 ; IO_000008 ; IO_000009 ; IO_000010 ; IO_000011 ; IO_000012 ; IO_000013 ; IO_000014 ; IO_000015 ; IO_000018 ; IO_000019 ; IO_000020 ; IO_000021 ; IO_000022 ; IO_000023 ; IO_000024 ; IO_000026 ; IO_000027 ; IO_000045 ; IO_000046 ; IO_000047 ; IO_000033 ; IO_000034 ; IO_000042 ;
|
|||
|
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
|
|||
|
; Total Pass ; 135 ; 0 ; 135 ; 0 ; 0 ; 135 ; 135 ; 0 ; 135 ; 135 ; 0 ; 0 ; 0 ; 0 ; 7 ; 0 ; 0 ; 7 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 135 ; 0 ; 0 ;
|
|||
|
; Total Unchecked ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; Total Inapplicable ; 0 ; 135 ; 0 ; 135 ; 135 ; 0 ; 0 ; 135 ; 0 ; 0 ; 135 ; 135 ; 135 ; 135 ; 128 ; 135 ; 135 ; 128 ; 135 ; 135 ; 135 ; 135 ; 135 ; 135 ; 135 ; 135 ; 135 ; 0 ; 135 ; 135 ;
|
|||
|
; Total Fail ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ;
|
|||
|
; row1[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row1[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row1[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row1[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row1[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row1[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row1[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row1[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row1[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row1[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row1[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row1[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row2[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row2[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row2[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row2[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row2[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row2[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row2[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row2[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row2[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row2[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row2[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row2[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row3[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row3[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row3[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row3[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row3[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row3[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row3[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row3[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row3[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row3[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row3[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row3[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row4[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row4[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row4[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row4[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row4[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row4[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row4[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row4[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row4[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row4[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row4[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row4[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row5[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row5[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row5[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row5[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row5[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row5[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row5[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row5[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row5[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row5[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row5[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row5[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row6[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row6[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row6[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row6[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row6[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row6[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row6[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row6[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row6[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row6[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row6[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row6[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row7[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row7[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row7[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row7[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row7[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row7[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row7[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row7[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row7[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row7[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row7[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row7[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row8[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row8[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row8[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row8[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row8[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row8[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row8[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row8[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row8[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row8[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row8[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; row8[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[31] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[30] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[29] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[28] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[27] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[26] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[25] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[24] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[23] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[22] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[21] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[20] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[19] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[18] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[17] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[16] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[15] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[14] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[13] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[12] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[11] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[10] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[9] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[8] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[7] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[6] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[5] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; seg_out[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; clk ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; in_buttons[0] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; in_buttons[1] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; in_buttons[2] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; in_buttons[3] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; in_buttons[4] ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
; reset_n ; Pass ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Pass ; Inapplicable ; Pass ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass ; Inapplicable ; Inapplicable ;
|
|||
|
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
|
|||
|
|
|||
|
|
|||
|
+---------------------------------------------------------------------------------------------+
|
|||
|
; Fitter Device Options ;
|
|||
|
+------------------------------------------------------------------+--------------------------+
|
|||
|
; Option ; Setting ;
|
|||
|
+------------------------------------------------------------------+--------------------------+
|
|||
|
; Enable user-supplied start-up clock (CLKUSR) ; Off ;
|
|||
|
; Enable device-wide reset (DEV_CLRn) ; Off ;
|
|||
|
; Enable device-wide output enable (DEV_OE) ; Off ;
|
|||
|
; Enable INIT_DONE output ; Off ;
|
|||
|
; Configuration scheme ; Active Serial ;
|
|||
|
; Error detection CRC ; Off ;
|
|||
|
; Enable open drain on CRC_ERROR pin ; Off ;
|
|||
|
; Enable input tri-state on active configuration pins in user mode ; Off ;
|
|||
|
; Configuration Voltage Level ; Auto ;
|
|||
|
; Force Configuration Voltage Level ; Off ;
|
|||
|
; nCEO ; Unreserved ;
|
|||
|
; Data[0] ; As input tri-stated ;
|
|||
|
; Data[1]/ASDO ; As input tri-stated ;
|
|||
|
; Data[7..2] ; Unreserved ;
|
|||
|
; FLASH_nCE/nCSO ; As input tri-stated ;
|
|||
|
; Other Active Parallel pins ; Unreserved ;
|
|||
|
; DCLK ; As output driving ground ;
|
|||
|
+------------------------------------------------------------------+--------------------------+
|
|||
|
|
|||
|
|
|||
|
+------------------------------------+
|
|||
|
; Operating Settings and Conditions ;
|
|||
|
+---------------------------+--------+
|
|||
|
; Setting ; Value ;
|
|||
|
+---------------------------+--------+
|
|||
|
; Nominal Core Voltage ; 1.20 V ;
|
|||
|
; Low Junction Temperature ; 0 <20>C ;
|
|||
|
; High Junction Temperature ; 85 <20>C ;
|
|||
|
+---------------------------+--------+
|
|||
|
|
|||
|
|
|||
|
+------------------------------------------------------------+
|
|||
|
; Estimated Delay Added for Hold Timing Summary ;
|
|||
|
+-----------------+----------------------+-------------------+
|
|||
|
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
|
|||
|
+-----------------+----------------------+-------------------+
|
|||
|
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
|
|||
|
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.
|
|||
|
|
|||
|
|
|||
|
+------------------------------------------------------------------------------------------+
|
|||
|
; Estimated Delay Added for Hold Timing Details ;
|
|||
|
+-----------------------+----------------------------------------------+-------------------+
|
|||
|
; Source Register ; Destination Register ; Delay Added in ns ;
|
|||
|
+-----------------------+----------------------------------------------+-------------------+
|
|||
|
; CPU:inst|IR:IR_0|Q[2] ; CPU:inst|controller:controller_0|state.LOAD1 ; 0.092 ;
|
|||
|
; CPU:inst|IR:IR_0|Q[4] ; CPU:inst|controller:controller_0|state.STORE ; 0.038 ;
|
|||
|
+-----------------------+----------------------------------------------+-------------------+
|
|||
|
Note: This table only shows the top 2 path(s) that have the largest delay added for hold.
|
|||
|
|
|||
|
|
|||
|
+-----------------+
|
|||
|
; Fitter Messages ;
|
|||
|
+-----------------+
|
|||
|
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
|
|||
|
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
|
|||
|
Info (119006): Selected device EP4CE30F23C8 for design "GECKO"
|
|||
|
Info (21077): Low junction temperature is 0 degrees C
|
|||
|
Info (21077): High junction temperature is 85 degrees C
|
|||
|
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
|
|||
|
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
|
|||
|
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
|
|||
|
Info (176445): Device EP4CE15F23C8 is compatible
|
|||
|
Info (176445): Device EP4CE40F23C8 is compatible
|
|||
|
Info (176445): Device EP4CE55F23C8 is compatible
|
|||
|
Info (176445): Device EP4CE75F23C8 is compatible
|
|||
|
Info (176445): Device EP4CE115F23C8 is compatible
|
|||
|
Info (169124): Fitter converted 4 user pins into dedicated programming pins
|
|||
|
Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
|
|||
|
Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
|
|||
|
Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
|
|||
|
Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
|
|||
|
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
|
|||
|
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
|
|||
|
Info (332104): Reading SDC File: 'GECKO.sdc'
|
|||
|
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
|
|||
|
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
|
|||
|
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
|
|||
|
Info (332111): Found 1 clocks
|
|||
|
Info (332111): Period Clock Name
|
|||
|
Info (332111): ======== ============
|
|||
|
Info (332111): 20.000 clk
|
|||
|
Info (176353): Automatically promoted node clk~input (placed in PIN T1 (CLK3, DIFFCLK_1n))
|
|||
|
Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
|
|||
|
Info (176353): Automatically promoted node reset_n~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))
|
|||
|
Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
|
|||
|
Info (176233): Starting register packing
|
|||
|
Info (176235): Finished register packing
|
|||
|
Extra Info (176219): No registers were packed into other blocks
|
|||
|
Warning (15705): Ignored locations or region assignments to the following nodes
|
|||
|
Warning (15706): Node "BUTTONS[4]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "BUTTONS[5]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "BUTTONS[6]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_BA[0]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_BA[1]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_CKE" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_CLK" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_DQM[0]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_DQM[1]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[0]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[10]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[11]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[12]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[13]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[14]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[15]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[1]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[2]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[3]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[4]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[5]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[6]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[7]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[8]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_D[9]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_N_CAS" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_N_CS" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_N_RAS" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_N_WE" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_addr[0]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_addr[10]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_addr[11]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_addr[12]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_addr[1]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_addr[2]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_addr[3]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_addr[4]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_addr[5]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_addr[6]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_addr[7]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_addr[8]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "SDRAM_addr[9]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "row9[0]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "row9[10]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "row9[11]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "row9[1]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "row9[2]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "row9[3]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "row9[4]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "row9[5]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "row9[6]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "row9[7]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "row9[8]" is assigned to location or region, but does not exist in design
|
|||
|
Warning (15706): Node "row9[9]" is assigned to location or region, but does not exist in design
|
|||
|
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
|
|||
|
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
|
|||
|
Info (170189): Fitter placement preparation operations beginning
|
|||
|
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
|
|||
|
Info (170191): Fitter placement operations beginning
|
|||
|
Info (170137): Fitter placement was successful
|
|||
|
Info (170192): Fitter placement operations ending: elapsed time is 00:00:05
|
|||
|
Info (170193): Fitter routing operations beginning
|
|||
|
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
|
|||
|
Info (170196): Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32
|
|||
|
Info (170199): The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time.
|
|||
|
Info (170201): Optimizations that may affect the design's routability were skipped
|
|||
|
Info (170200): Optimizations that may affect the design's timing were skipped
|
|||
|
Info (170194): Fitter routing operations ending: elapsed time is 00:01:05
|
|||
|
Info (11888): Total time spent on timing analysis during the Fitter is 2.39 seconds.
|
|||
|
Info (334003): Started post-fitting delay annotation
|
|||
|
Info (334004): Delay annotation completed successfully
|
|||
|
Info (334003): Started post-fitting delay annotation
|
|||
|
Info (334004): Delay annotation completed successfully
|
|||
|
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
|
|||
|
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
|
|||
|
Warning (169177): 7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
|
|||
|
Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at T1
|
|||
|
Info (169178): Pin in_buttons[0] uses I/O standard 3.3-V LVTTL at B11
|
|||
|
Info (169178): Pin in_buttons[1] uses I/O standard 3.3-V LVTTL at A11
|
|||
|
Info (169178): Pin in_buttons[2] uses I/O standard 3.3-V LVTTL at B12
|
|||
|
Info (169178): Pin in_buttons[3] uses I/O standard 3.3-V LVTTL at A12
|
|||
|
Info (169178): Pin in_buttons[4] uses I/O standard 3.3-V LVTTL at G22
|
|||
|
Info (169178): Pin reset_n uses I/O standard 3.3-V LVTTL at AB11
|
|||
|
Info (144001): Generated suppressed messages file F:/kkk/quartus/GECKO.fit.smsg
|
|||
|
Info: Quartus Prime Fitter was successful. 0 errors, 60 warnings
|
|||
|
Info: Peak virtual memory: 5647 megabytes
|
|||
|
Info: Processing ended: Mon Nov 26 21:59:24 2018
|
|||
|
Info: Elapsed time: 00:01:25
|
|||
|
Info: Total CPU time (on all processors): 00:01:35
|
|||
|
|
|||
|
|
|||
|
+----------------------------+
|
|||
|
; Fitter Suppressed Messages ;
|
|||
|
+----------------------------+
|
|||
|
The suppressed messages can be found in F:/kkk/quartus/GECKO.fit.smsg.
|
|||
|
|
|||
|
|