79 lines
2.5 KiB
Plaintext
79 lines
2.5 KiB
Plaintext
|
/*
|
||
|
|
WARNING: Do NOT edit the input and output ports in this file in a text
|
||
|
|
editor if you plan to continue editing the block that represents it in
|
||
|
|
the Block Editor! File corruption is VERY likely to occur.
|
||
|
|
*/
|
||
|
|
/*
|
||
|
|
Copyright (C) 1991-2008 Altera Corporation
|
||
|
|
Your use of Altera Corporation's design tools, logic functions
|
||
|
|
and other software and tools, and its AMPP partner logic
|
||
|
|
functions, and any output files from any of the foregoing
|
||
|
|
(including device programming or simulation files), and any
|
||
|
|
associated documentation or information are expressly subject
|
||
|
|
to the terms and conditions of the Altera Program License
|
||
|
|
Subscription Agreement, Altera MegaCore Function License
|
||
|
|
Agreement, or other applicable license agreement, including,
|
||
|
|
without limitation, that your use is for the sole purpose of
|
||
|
|
programming logic devices manufactured by Altera and sold by
|
||
|
|
Altera or its authorized distributors. Please refer to the
|
||
|
|
applicable agreement for further details.
|
||
|
|
*/
|
||
|
|
(header "symbol" (version "1.1"))
|
||
|
|
(symbol
|
||
|
|
(rect 64 64 208 184)
|
||
|
|
(text "RAM" (rect 5 0 28 12)(font "Arial" ))
|
||
|
|
(text "inst" (rect 8 104 25 116)(font "Arial" ))
|
||
|
|
(port
|
||
|
|
(pt 0 32)
|
||
|
|
(input)
|
||
|
|
(text "clk" (rect 0 0 14 12)(font "Arial" ))
|
||
|
|
(text "clk" (rect 21 27 35 39)(font "Arial" ))
|
||
|
|
(line (pt 0 32)(pt 16 32)(line_width 1))
|
||
|
|
)
|
||
|
|
(port
|
||
|
|
(pt 0 48)
|
||
|
|
(input)
|
||
|
|
(text "cs" (rect 0 0 11 12)(font "Arial" ))
|
||
|
|
(text "cs" (rect 21 43 32 55)(font "Arial" ))
|
||
|
|
(line (pt 0 48)(pt 16 48)(line_width 1))
|
||
|
|
)
|
||
|
|
(port
|
||
|
|
(pt 0 80)
|
||
|
|
(input)
|
||
|
|
(text "write" (rect 0 0 22 12)(font "Arial" ))
|
||
|
|
(text "write" (rect 21 75 43 87)(font "Arial" ))
|
||
|
|
(line (pt 0 80)(pt 16 80)(line_width 1))
|
||
|
|
)
|
||
|
|
(port
|
||
|
|
(pt 80 120)
|
||
|
|
(input)
|
||
|
|
(text "wrdata[31..0]" (rect 0 -8 63 4)(font "Arial" ))
|
||
|
|
(text "wrdata[31..0]" (rect 72 35 84 98)(font "Arial" )(vertical))
|
||
|
|
(line (pt 80 120)(pt 80 104)(line_width 3))
|
||
|
|
)
|
||
|
|
(port
|
||
|
|
(pt 0 64)
|
||
|
|
(input)
|
||
|
|
(text "read" (rect 24 56 49 70)(font "Arial" (font_size 8)))
|
||
|
|
(text "read" (rect 21 58 42 70)(font "Arial" ))
|
||
|
|
(line (pt 0 64)(pt 16 64)(line_width 1))
|
||
|
|
)
|
||
|
|
(port
|
||
|
|
(pt 64 120)
|
||
|
|
(input)
|
||
|
|
(text "address[9..0]" (rect 0 -8 64 4)(font "Arial" ))
|
||
|
|
(text "address[9..0]" (rect 56 32 68 96)(font "Arial" )(vertical))
|
||
|
|
(line (pt 64 120)(pt 64 104)(line_width 3))
|
||
|
|
)
|
||
|
|
(port
|
||
|
|
(pt 96 120)
|
||
|
|
(output)
|
||
|
|
(text "rddata[31..0]" (rect 0 -8 62 4)(font "Arial" ))
|
||
|
|
(text "rddata[31..0]" (rect 88 36 100 98)(font "Arial" )(vertical))
|
||
|
|
(line (pt 96 120)(pt 96 104)(line_width 3))
|
||
|
|
)
|
||
|
|
(drawing
|
||
|
|
(rectangle (rect 16 16 128 104)(line_width 1))
|
||
|
|
)
|
||
|
|
)
|